2018-01-31 10:57:46 +00:00
|
|
|
/*
|
2020-01-10 16:16:27 +00:00
|
|
|
* Copyright (c) 2018-2020, ARM Limited and Contributors. All rights reserved.
|
2018-01-31 10:57:46 +00:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
|
2020-02-13 21:36:50 +00:00
|
|
|
#include "fvp-base-gicv3-psci-dynamiq-common.dtsi"
|
2018-01-31 10:57:46 +00:00
|
|
|
|
|
|
|
&CPU0 {
|
|
|
|
reg = <0x0 0x0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU1 {
|
|
|
|
reg = <0x0 0x100>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU2 {
|
|
|
|
reg = <0x0 0x200>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU3 {
|
|
|
|
reg = <0x0 0x300>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU4 {
|
|
|
|
reg = <0x0 0x400>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU5 {
|
|
|
|
reg = <0x0 0x500>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU6 {
|
|
|
|
reg = <0x0 0x600>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&CPU7 {
|
|
|
|
reg = <0x0 0x700>;
|
|
|
|
};
|