2016-11-09 16:29:02 +00:00
|
|
|
/*
|
2018-01-16 10:32:47 +00:00
|
|
|
* Copyright (c) 2017-2018, ARM Limited and Contributors. All rights reserved.
|
2016-11-09 16:29:02 +00:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <arch.h>
|
|
|
|
#include <asm_macros.S>
|
|
|
|
#include <cortex_a75.h>
|
2018-02-14 10:28:36 +00:00
|
|
|
#include <cpuamu.h>
|
|
|
|
#include <cpu_macros.S>
|
2017-12-11 11:45:35 +00:00
|
|
|
|
2017-10-16 11:40:10 +01:00
|
|
|
func cortex_a75_reset_func
|
2018-07-23 09:11:59 +01:00
|
|
|
mov x19, x30
|
2017-12-18 13:46:21 +00:00
|
|
|
#if IMAGE_BL31 && WORKAROUND_CVE_2017_5715
|
2018-03-12 13:27:02 +00:00
|
|
|
cpu_check_csv2 x0, 1f
|
2018-04-06 15:29:34 +01:00
|
|
|
adr x0, wa_cve_2017_5715_bpiall_vbar
|
2017-12-18 13:46:21 +00:00
|
|
|
msr vbar_el3, x0
|
2018-06-07 13:20:19 +01:00
|
|
|
isb
|
2018-01-02 15:53:01 +00:00
|
|
|
1:
|
2017-12-18 13:46:21 +00:00
|
|
|
#endif
|
|
|
|
|
2018-04-05 14:38:26 +01:00
|
|
|
#if WORKAROUND_CVE_2018_3639
|
|
|
|
mrs x0, CORTEX_A75_CPUACTLR_EL1
|
|
|
|
orr x0, x0, #CORTEX_A75_CPUACTLR_EL1_DISABLE_LOAD_PASS_STORE
|
|
|
|
msr CORTEX_A75_CPUACTLR_EL1, x0
|
|
|
|
isb
|
|
|
|
#endif
|
|
|
|
|
2018-07-23 09:11:59 +01:00
|
|
|
#if ERRATA_DSU_936184
|
|
|
|
bl errata_dsu_936184_wa
|
|
|
|
#endif
|
|
|
|
|
2017-10-16 11:40:10 +01:00
|
|
|
#if ENABLE_AMU
|
|
|
|
/* Make sure accesses from EL0/EL1 and EL2 are not trapped to EL3 */
|
|
|
|
mrs x0, actlr_el3
|
|
|
|
orr x0, x0, #CORTEX_A75_ACTLR_AMEN_BIT
|
|
|
|
msr actlr_el3, x0
|
|
|
|
isb
|
|
|
|
|
|
|
|
/* Make sure accesses from EL0/EL1 are not trapped to EL2 */
|
|
|
|
mrs x0, actlr_el2
|
|
|
|
orr x0, x0, #CORTEX_A75_ACTLR_AMEN_BIT
|
|
|
|
msr actlr_el2, x0
|
|
|
|
isb
|
|
|
|
|
|
|
|
/* Enable group0 counters */
|
|
|
|
mov x0, #CORTEX_A75_AMU_GROUP0_MASK
|
|
|
|
msr CPUAMCNTENSET_EL0, x0
|
|
|
|
isb
|
|
|
|
|
|
|
|
/* Enable group1 counters */
|
|
|
|
mov x0, #CORTEX_A75_AMU_GROUP1_MASK
|
|
|
|
msr CPUAMCNTENSET_EL0, x0
|
|
|
|
isb
|
|
|
|
#endif
|
2018-07-23 09:11:59 +01:00
|
|
|
ret x19
|
2017-10-16 11:40:10 +01:00
|
|
|
endfunc cortex_a75_reset_func
|
|
|
|
|
2018-01-16 10:32:47 +00:00
|
|
|
func check_errata_cve_2017_5715
|
2018-03-12 13:27:02 +00:00
|
|
|
cpu_check_csv2 x0, 1f
|
2018-01-16 10:32:47 +00:00
|
|
|
#if WORKAROUND_CVE_2017_5715
|
|
|
|
mov x0, #ERRATA_APPLIES
|
|
|
|
#else
|
|
|
|
mov x0, #ERRATA_MISSING
|
|
|
|
#endif
|
|
|
|
ret
|
|
|
|
1:
|
|
|
|
mov x0, #ERRATA_NOT_APPLIES
|
|
|
|
ret
|
|
|
|
endfunc check_errata_cve_2017_5715
|
|
|
|
|
2018-04-05 14:38:26 +01:00
|
|
|
func check_errata_cve_2018_3639
|
|
|
|
#if WORKAROUND_CVE_2018_3639
|
|
|
|
mov x0, #ERRATA_APPLIES
|
|
|
|
#else
|
|
|
|
mov x0, #ERRATA_MISSING
|
|
|
|
#endif
|
|
|
|
ret
|
|
|
|
endfunc check_errata_cve_2018_3639
|
|
|
|
|
2016-11-09 16:29:02 +00:00
|
|
|
/* ---------------------------------------------
|
|
|
|
* HW will do the cache maintenance while powering down
|
|
|
|
* ---------------------------------------------
|
|
|
|
*/
|
|
|
|
func cortex_a75_core_pwr_dwn
|
|
|
|
/* ---------------------------------------------
|
|
|
|
* Enable CPU power down bit in power control register
|
|
|
|
* ---------------------------------------------
|
|
|
|
*/
|
|
|
|
mrs x0, CORTEX_A75_CPUPWRCTLR_EL1
|
|
|
|
orr x0, x0, #CORTEX_A75_CORE_PWRDN_EN_MASK
|
|
|
|
msr CORTEX_A75_CPUPWRCTLR_EL1, x0
|
|
|
|
isb
|
|
|
|
ret
|
|
|
|
endfunc cortex_a75_core_pwr_dwn
|
|
|
|
|
2018-01-16 10:32:47 +00:00
|
|
|
#if REPORT_ERRATA
|
|
|
|
/*
|
|
|
|
* Errata printing function for Cortex A75. Must follow AAPCS.
|
|
|
|
*/
|
|
|
|
func cortex_a75_errata_report
|
|
|
|
stp x8, x30, [sp, #-16]!
|
|
|
|
|
|
|
|
bl cpu_get_rev_var
|
|
|
|
mov x8, x0
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Report all errata. The revision-variant information is passed to
|
|
|
|
* checking functions of each errata.
|
|
|
|
*/
|
|
|
|
report_errata WORKAROUND_CVE_2017_5715, cortex_a75, cve_2017_5715
|
2018-04-05 14:38:26 +01:00
|
|
|
report_errata WORKAROUND_CVE_2018_3639, cortex_a75, cve_2018_3639
|
2018-07-23 09:11:59 +01:00
|
|
|
report_errata ERRATA_DSU_936184, cortex_a75, dsu_936184
|
2018-01-16 10:32:47 +00:00
|
|
|
|
|
|
|
ldp x8, x30, [sp], #16
|
|
|
|
ret
|
|
|
|
endfunc cortex_a75_errata_report
|
|
|
|
#endif
|
|
|
|
|
2016-11-09 16:29:02 +00:00
|
|
|
/* ---------------------------------------------
|
|
|
|
* This function provides cortex_a75 specific
|
|
|
|
* register information for crash reporting.
|
|
|
|
* It needs to return with x6 pointing to
|
|
|
|
* a list of register names in ascii and
|
|
|
|
* x8 - x15 having values of registers to be
|
|
|
|
* reported.
|
|
|
|
* ---------------------------------------------
|
|
|
|
*/
|
|
|
|
.section .rodata.cortex_a75_regs, "aS"
|
|
|
|
cortex_a75_regs: /* The ascii list of register names to be reported */
|
|
|
|
.asciz "cpuectlr_el1", ""
|
|
|
|
|
|
|
|
func cortex_a75_cpu_reg_dump
|
|
|
|
adr x6, cortex_a75_regs
|
|
|
|
mrs x8, CORTEX_A75_CPUECTLR_EL1
|
|
|
|
ret
|
|
|
|
endfunc cortex_a75_cpu_reg_dump
|
|
|
|
|
2018-05-16 11:36:14 +01:00
|
|
|
declare_cpu_ops_wa cortex_a75, CORTEX_A75_MIDR, \
|
2017-10-16 11:40:10 +01:00
|
|
|
cortex_a75_reset_func, \
|
2018-03-12 14:47:09 +00:00
|
|
|
check_errata_cve_2017_5715, \
|
2018-05-16 11:36:14 +01:00
|
|
|
CPU_NO_EXTRA2_FUNC, \
|
2016-11-09 16:29:02 +00:00
|
|
|
cortex_a75_core_pwr_dwn
|