146 lines
4.9 KiB
C
146 lines
4.9 KiB
C
|
/*
|
||
|
* Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without
|
||
|
* modification, are permitted provided that the following conditions are met:
|
||
|
*
|
||
|
* Redistributions of source code must retain the above copyright notice, this
|
||
|
* list of conditions and the following disclaimer.
|
||
|
*
|
||
|
* Redistributions in binary form must reproduce the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer in the documentation
|
||
|
* and/or other materials provided with the distribution.
|
||
|
*
|
||
|
* Neither the name of ARM nor the names of its contributors may be used
|
||
|
* to endorse or promote products derived from this software without specific
|
||
|
* prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||
|
* POSSIBILITY OF SUCH DAMAGE.
|
||
|
*/
|
||
|
|
||
|
#ifndef __EP_INFO_H__
|
||
|
#define __EP_INFO_H__
|
||
|
|
||
|
#include <param_header.h>
|
||
|
|
||
|
#define SECURE 0x0
|
||
|
#define NON_SECURE 0x1
|
||
|
#define sec_state_is_valid(s) (((s) == SECURE) || ((s) == NON_SECURE))
|
||
|
|
||
|
/*******************************************************************************
|
||
|
* Constants that allow assembler code to access members of and the
|
||
|
* 'entry_point_info' structure at their correct offsets.
|
||
|
******************************************************************************/
|
||
|
#define ENTRY_POINT_INFO_PC_OFFSET 0x08
|
||
|
#ifdef AARCH32
|
||
|
#define ENTRY_POINT_INFO_ARGS_OFFSET 0x10
|
||
|
#else
|
||
|
#define ENTRY_POINT_INFO_ARGS_OFFSET 0x18
|
||
|
#endif
|
||
|
|
||
|
/* The following are used to set/get image attributes. */
|
||
|
#define PARAM_EP_SECURITY_MASK (0x1)
|
||
|
|
||
|
#define GET_SECURITY_STATE(x) (x & PARAM_EP_SECURITY_MASK)
|
||
|
#define SET_SECURITY_STATE(x, security) \
|
||
|
((x) = ((x) & ~PARAM_EP_SECURITY_MASK) | (security))
|
||
|
|
||
|
#define EP_EE_MASK 0x2
|
||
|
#define EP_EE_LITTLE 0x0
|
||
|
#define EP_EE_BIG 0x2
|
||
|
#define EP_GET_EE(x) (x & EP_EE_MASK)
|
||
|
#define EP_SET_EE(x, ee) ((x) = ((x) & ~EP_EE_MASK) | (ee))
|
||
|
|
||
|
#define EP_ST_MASK 0x4
|
||
|
#define EP_ST_DISABLE 0x0
|
||
|
#define EP_ST_ENABLE 0x4
|
||
|
#define EP_GET_ST(x) (x & EP_ST_MASK)
|
||
|
#define EP_SET_ST(x, ee) ((x) = ((x) & ~EP_ST_MASK) | (ee))
|
||
|
|
||
|
#define EP_EXE_MASK 0x8
|
||
|
#define NON_EXECUTABLE 0x0
|
||
|
#define EXECUTABLE 0x8
|
||
|
#define EP_GET_EXE(x) (x & EP_EXE_MASK)
|
||
|
#define EP_SET_EXE(x, ee) ((x) = ((x) & ~EP_EXE_MASK) | (ee))
|
||
|
|
||
|
#define EP_FIRST_EXE_MASK 0x10
|
||
|
#define EP_FIRST_EXE 0x10
|
||
|
#define EP_GET_FIRST_EXE(x) ((x) & EP_FIRST_EXE_MASK)
|
||
|
#define EP_SET_FIRST_EXE(x, ee) ((x) = ((x) & ~EP_FIRST_EXE_MASK) | (ee))
|
||
|
|
||
|
#ifndef __ASSEMBLY__
|
||
|
|
||
|
#include <cassert.h>
|
||
|
#include <types.h>
|
||
|
|
||
|
typedef struct aapcs64_params {
|
||
|
u_register_t arg0;
|
||
|
u_register_t arg1;
|
||
|
u_register_t arg2;
|
||
|
u_register_t arg3;
|
||
|
u_register_t arg4;
|
||
|
u_register_t arg5;
|
||
|
u_register_t arg6;
|
||
|
u_register_t arg7;
|
||
|
} aapcs64_params_t;
|
||
|
|
||
|
typedef struct aapcs32_params {
|
||
|
u_register_t arg0;
|
||
|
u_register_t arg1;
|
||
|
u_register_t arg2;
|
||
|
u_register_t arg3;
|
||
|
} aapcs32_params_t;
|
||
|
|
||
|
/*****************************************************************************
|
||
|
* This structure represents the superset of information needed while
|
||
|
* switching exception levels. The only two mechanisms to do so are
|
||
|
* ERET & SMC. Security state is indicated using bit zero of header
|
||
|
* attribute
|
||
|
* NOTE: BL1 expects entrypoint followed by spsr at an offset from the start
|
||
|
* of this structure defined by the macro `ENTRY_POINT_INFO_PC_OFFSET` while
|
||
|
* processing SMC to jump to BL31.
|
||
|
*****************************************************************************/
|
||
|
typedef struct entry_point_info {
|
||
|
param_header_t h;
|
||
|
uintptr_t pc;
|
||
|
uint32_t spsr;
|
||
|
#ifdef AARCH32
|
||
|
aapcs32_params_t args;
|
||
|
#else
|
||
|
aapcs64_params_t args;
|
||
|
#endif
|
||
|
} entry_point_info_t;
|
||
|
|
||
|
/*
|
||
|
* Compile time assertions related to the 'entry_point_info' structure to
|
||
|
* ensure that the assembler and the compiler view of the offsets of
|
||
|
* the structure members is the same.
|
||
|
*/
|
||
|
CASSERT(ENTRY_POINT_INFO_PC_OFFSET ==
|
||
|
__builtin_offsetof(entry_point_info_t, pc), \
|
||
|
assert_BL31_pc_offset_mismatch);
|
||
|
|
||
|
CASSERT(ENTRY_POINT_INFO_ARGS_OFFSET == \
|
||
|
__builtin_offsetof(entry_point_info_t, args), \
|
||
|
assert_BL31_args_offset_mismatch);
|
||
|
|
||
|
CASSERT(sizeof(uintptr_t) ==
|
||
|
__builtin_offsetof(entry_point_info_t, spsr) - \
|
||
|
__builtin_offsetof(entry_point_info_t, pc), \
|
||
|
assert_entrypoint_and_spsr_should_be_adjacent);
|
||
|
|
||
|
#endif /*__ASSEMBLY__*/
|
||
|
|
||
|
#endif /* __EP_INFO_H__ */
|
||
|
|