2015-12-07 13:37:10 +00:00
|
|
|
/*
|
2018-08-16 16:52:57 +01:00
|
|
|
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
2015-12-07 13:37:10 +00:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2015-12-07 13:37:10 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __QEMU_PRIVATE_H
|
|
|
|
#define __QEMU_PRIVATE_H
|
|
|
|
|
2018-08-16 16:52:57 +01:00
|
|
|
#include <stdint.h>
|
2015-12-07 13:37:10 +00:00
|
|
|
|
2018-02-28 06:36:03 +00:00
|
|
|
#include "../../bl1/bl1_private.h"
|
|
|
|
|
2018-02-02 12:23:22 +00:00
|
|
|
void qemu_configure_mmu_secure(unsigned long total_base,
|
|
|
|
unsigned long total_size,
|
2018-02-28 06:36:03 +00:00
|
|
|
unsigned long code_start, unsigned long code_limit,
|
2018-02-02 12:23:22 +00:00
|
|
|
unsigned long ro_start, unsigned long ro_limit,
|
|
|
|
unsigned long coh_start, unsigned long coh_limit);
|
|
|
|
|
2015-12-07 13:37:10 +00:00
|
|
|
void qemu_configure_mmu_el1(unsigned long total_base, unsigned long total_size,
|
2018-02-28 06:36:03 +00:00
|
|
|
unsigned long code_start, unsigned long code_limit,
|
2015-12-07 13:37:10 +00:00
|
|
|
unsigned long ro_start, unsigned long ro_limit,
|
|
|
|
unsigned long coh_start, unsigned long coh_limit);
|
|
|
|
|
|
|
|
void qemu_configure_mmu_el3(unsigned long total_base, unsigned long total_size,
|
2018-02-28 06:36:03 +00:00
|
|
|
unsigned long code_start, unsigned long code_limit,
|
2015-12-07 13:37:10 +00:00
|
|
|
unsigned long ro_start, unsigned long ro_limit,
|
|
|
|
unsigned long coh_start, unsigned long coh_limit);
|
|
|
|
|
|
|
|
void plat_qemu_io_setup(void);
|
|
|
|
unsigned int plat_qemu_calc_core_pos(u_register_t mpidr);
|
|
|
|
|
|
|
|
int dt_add_psci_node(void *fdt);
|
|
|
|
int dt_add_psci_cpu_enable_methods(void *fdt);
|
|
|
|
|
2018-03-04 07:43:38 +00:00
|
|
|
void qemu_console_init(void);
|
|
|
|
|
2015-12-07 13:37:10 +00:00
|
|
|
#endif /*__QEMU_PRIVATE_H*/
|