120 lines
3.9 KiB
C
120 lines
3.9 KiB
C
|
/*
|
||
|
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
|
||
|
*
|
||
|
* Redistribution and use in source and binary forms, with or without
|
||
|
* modification, are permitted provided that the following conditions are met:
|
||
|
*
|
||
|
* Redistributions of source code must retain the above copyright notice, this
|
||
|
* list of conditions and the following disclaimer.
|
||
|
*
|
||
|
* Redistributions in binary form must reproduce the above copyright notice,
|
||
|
* this list of conditions and the following disclaimer in the documentation
|
||
|
* and/or other materials provided with the distribution.
|
||
|
*
|
||
|
* Neither the name of ARM nor the names of its contributors may be used
|
||
|
* to endorse or promote products derived from this software without specific
|
||
|
* prior written permission.
|
||
|
*
|
||
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||
|
* POSSIBILITY OF SUCH DAMAGE.
|
||
|
*/
|
||
|
#ifndef __V2M_DEF_H__
|
||
|
#define __V2M_DEF_H__
|
||
|
|
||
|
#include <xlat_tables.h>
|
||
|
|
||
|
|
||
|
/* V2M motherboard system registers & offsets */
|
||
|
#define V2M_SYSREGS_BASE 0x1c010000
|
||
|
#define V2M_SYS_ID 0x0
|
||
|
#define V2M_SYS_SWITCH 0x4
|
||
|
#define V2M_SYS_LED 0x8
|
||
|
#define V2M_SYS_CFGDATA 0xa0
|
||
|
#define V2M_SYS_CFGCTRL 0xa4
|
||
|
#define V2M_SYS_CFGSTATUS 0xa8
|
||
|
|
||
|
#define V2M_CFGCTRL_START (1 << 31)
|
||
|
#define V2M_CFGCTRL_RW (1 << 30)
|
||
|
#define V2M_CFGCTRL_FUNC_SHIFT 20
|
||
|
#define V2M_CFGCTRL_FUNC(fn) (fn << V2M_CFGCTRL_FUNC_SHIFT)
|
||
|
#define V2M_FUNC_CLK_GEN 0x01
|
||
|
#define V2M_FUNC_TEMP 0x04
|
||
|
#define V2M_FUNC_DB_RESET 0x05
|
||
|
#define V2M_FUNC_SCC_CFG 0x06
|
||
|
#define V2M_FUNC_SHUTDOWN 0x08
|
||
|
#define V2M_FUNC_REBOOT 0x09
|
||
|
|
||
|
/*
|
||
|
* V2M sysled bit definitions. The values written to this
|
||
|
* register are defined in arch.h & runtime_svc.h. Only
|
||
|
* used by the primary cpu to diagnose any cold boot issues.
|
||
|
*
|
||
|
* SYS_LED[0] - Security state (S=0/NS=1)
|
||
|
* SYS_LED[2:1] - Exception Level (EL3-EL0)
|
||
|
* SYS_LED[7:3] - Exception Class (Sync/Async & origin)
|
||
|
*
|
||
|
*/
|
||
|
#define V2M_SYS_LED_SS_SHIFT 0x0
|
||
|
#define V2M_SYS_LED_EL_SHIFT 0x1
|
||
|
#define V2M_SYS_LED_EC_SHIFT 0x3
|
||
|
|
||
|
#define V2M_SYS_LED_SS_MASK 0x1
|
||
|
#define V2M_SYS_LED_EL_MASK 0x3
|
||
|
#define V2M_SYS_LED_EC_MASK 0x1f
|
||
|
|
||
|
/* V2M sysid register bits */
|
||
|
#define V2M_SYS_ID_REV_SHIFT 28
|
||
|
#define V2M_SYS_ID_HBI_SHIFT 16
|
||
|
#define V2M_SYS_ID_BLD_SHIFT 12
|
||
|
#define V2M_SYS_ID_ARCH_SHIFT 8
|
||
|
#define V2M_SYS_ID_FPGA_SHIFT 0
|
||
|
|
||
|
#define V2M_SYS_ID_REV_MASK 0xf
|
||
|
#define V2M_SYS_ID_HBI_MASK 0xfff
|
||
|
#define V2M_SYS_ID_BLD_MASK 0xf
|
||
|
#define V2M_SYS_ID_ARCH_MASK 0xf
|
||
|
#define V2M_SYS_ID_FPGA_MASK 0xff
|
||
|
|
||
|
#define V2M_SYS_ID_BLD_LENGTH 4
|
||
|
|
||
|
|
||
|
/* NOR Flash */
|
||
|
#define V2M_FLASH0_BASE 0x08000000
|
||
|
#define V2M_FLASH0_SIZE 0x04000000
|
||
|
|
||
|
#define V2M_IOFPGA_BASE 0x1c000000
|
||
|
#define V2M_IOFPGA_SIZE 0x03000000
|
||
|
|
||
|
/* PL011 UART related constants */
|
||
|
#define V2M_IOFPGA_UART0_BASE 0x1c090000
|
||
|
#define V2M_IOFPGA_UART1_BASE 0x1c0a0000
|
||
|
#define V2M_IOFPGA_UART2_BASE 0x1c0b0000
|
||
|
#define V2M_IOFPGA_UART3_BASE 0x1c0c0000
|
||
|
|
||
|
#define V2M_IOFPGA_UART0_CLK_IN_HZ 24000000
|
||
|
#define V2M_IOFPGA_UART1_CLK_IN_HZ 24000000
|
||
|
#define V2M_IOFPGA_UART2_CLK_IN_HZ 24000000
|
||
|
#define V2M_IOFPGA_UART3_CLK_IN_HZ 24000000
|
||
|
|
||
|
|
||
|
#define V2M_MAP_FLASH0 MAP_REGION_FLAT(V2M_FLASH0_BASE,\
|
||
|
V2M_FLASH0_SIZE, \
|
||
|
MT_MEMORY | MT_RO | MT_SECURE)
|
||
|
|
||
|
#define V2M_MAP_IOFPGA MAP_REGION_FLAT(V2M_IOFPGA_BASE,\
|
||
|
V2M_IOFPGA_SIZE, \
|
||
|
MT_DEVICE | MT_RW | MT_SECURE)
|
||
|
|
||
|
|
||
|
|
||
|
#endif /* __V2M_DEF_H__ */
|