2018-03-07 10:29:57 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2018, ARM Limited and Contributors. All rights reserved.
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
2018-12-14 00:18:21 +00:00
|
|
|
#include <common/bl_common.h>
|
|
|
|
#include <common/debug.h>
|
|
|
|
|
2018-03-07 10:29:57 +00:00
|
|
|
#include <plat_arm.h>
|
|
|
|
#include <sgm_plat_config.h>
|
|
|
|
#include <soc_css.h>
|
|
|
|
|
|
|
|
void bl1_early_platform_setup(void)
|
|
|
|
{
|
|
|
|
|
2018-10-02 15:18:34 +01:00
|
|
|
/* Initialize the console before anything else */
|
2018-03-07 10:29:57 +00:00
|
|
|
arm_bl1_early_platform_setup();
|
|
|
|
|
2018-10-02 15:18:34 +01:00
|
|
|
/* Initialize the platform configuration structure */
|
|
|
|
plat_config_init();
|
|
|
|
|
2018-03-07 10:29:57 +00:00
|
|
|
#if !HW_ASSISTED_COHERENCY
|
|
|
|
/*
|
|
|
|
* Initialize Interconnect for this cluster during cold boot.
|
|
|
|
* No need for locks as no other CPU is active.
|
|
|
|
*/
|
|
|
|
plat_arm_interconnect_init();
|
|
|
|
/*
|
|
|
|
* Enable Interconnect coherency for the primary CPU's cluster.
|
|
|
|
*/
|
|
|
|
plat_arm_interconnect_enter_coherency();
|
|
|
|
#endif
|
|
|
|
}
|