2016-02-09 12:00:03 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
|
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2016-02-09 12:00:03 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CORTEX_A73_H__
|
|
|
|
#define __CORTEX_A73_H__
|
|
|
|
|
|
|
|
/* Cortex-A73 midr for revision 0 */
|
|
|
|
#define CORTEX_A73_MIDR 0x410FD090
|
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Extended Control register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A73_CPUECTLR_EL1 S3_1_C15_C2_1 /* Instruction def. */
|
|
|
|
|
|
|
|
#define CORTEX_A73_CPUECTLR_SMP_BIT (1 << 6)
|
|
|
|
|
2016-07-01 08:22:41 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* L2 Memory Error Syndrome register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A73_L2MERRSR_EL1 S3_1_C15_C2_3 /* Instruction def. */
|
|
|
|
|
2018-04-05 14:38:26 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU implementation defined register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A73_IMP_DEF_REG1 S3_0_C15_C0_0
|
|
|
|
|
|
|
|
#define CORTEX_A73_IMP_DEF_REG1_DISABLE_LOAD_PASS_STORE (1 << 3)
|
|
|
|
|
2016-02-09 12:00:03 +00:00
|
|
|
#endif /* __CORTEX_A73_H__ */
|