fix(errata): workaround for Cortex A78 erratum 2242635
Cortex A78 erratum 2242635 is a Cat B erratum present in the A78 Core. It applies to revisions r1p0, r1p1, r1p2, and is still open. The issue is also present in r0p0 but there is no workaround for this revision. SDEN can be found here: https://developer.arm.com/documentation/SDEN1401784 Signed-off-by: John Powell <john.powell@arm.com> Change-Id: Ieca024254cabbc683ff13a70f3aeb8f2f3c5ce07
This commit is contained in:
johpow01
John
parent
0d2d99924e
commit
1ea9190c6a
|
|
@ -288,6 +288,10 @@ For Cortex-A78, the following errata build flags are defined :
|
|||
CPU. This needs to be enabled for revisions r0p0, r1p0, r1p1, and r1p2. It
|
||||
is still open.
|
||||
|
||||
- ``ERRATA_A78_2242635``: This applies errata 2242635 workaround to Cortex-A78
|
||||
CPU. This needs to be enabled for revisions r1p0, r1p1, and r1p2. The issue
|
||||
is present in r0p0 but there is no workaround. It is still open.
|
||||
|
||||
For Cortex-A78 AE, the following errata build flags are defined :
|
||||
|
||||
- ``ERRATA_A78_AE_1941500`` : This applies errata 1941500 workaround to Cortex-A78
|
||||
|
|
|
|||
|
|
@ -227,6 +227,42 @@ func check_errata_2132060
|
|||
b cpu_rev_var_ls
|
||||
endfunc check_errata_2132060
|
||||
|
||||
/* --------------------------------------------------------------------
|
||||
* Errata Workaround for A78 Erratum 2242635.
|
||||
* This applies to revisions r1p0, r1p1, and r1p2 of the Cortex A78
|
||||
* processor and is still open.
|
||||
* The issue also exists in r0p0 but there is no fix in that revision.
|
||||
* x0: variant[4:7] and revision[0:3] of current cpu.
|
||||
* Shall clobber: x0-x17
|
||||
* --------------------------------------------------------------------
|
||||
*/
|
||||
func errata_a78_2242635_wa
|
||||
/* Compare x0 against revisions r1p0 - r1p2 */
|
||||
mov x17, x30
|
||||
bl check_errata_2242635
|
||||
cbz x0, 1f
|
||||
|
||||
ldr x0, =0x5
|
||||
msr S3_6_c15_c8_0, x0 /* CPUPSELR_EL3 */
|
||||
ldr x0, =0x10F600E000
|
||||
msr S3_6_c15_c8_2, x0 /* CPUPOR_EL3 */
|
||||
ldr x0, =0x10FF80E000
|
||||
msr S3_6_c15_c8_3, x0 /* CPUPMR_EL3 */
|
||||
ldr x0, =0x80000000003FF
|
||||
msr S3_6_c15_c8_1, x0 /* CPUPCR_EL3 */
|
||||
|
||||
isb
|
||||
1:
|
||||
ret x17
|
||||
endfunc errata_a78_2242635_wa
|
||||
|
||||
func check_errata_2242635
|
||||
/* Applies to revisions r1p0 through r1p2. */
|
||||
mov x1, #CPU_REV(1, 0)
|
||||
mov x2, #CPU_REV(1, 2)
|
||||
b cpu_rev_var_range
|
||||
endfunc check_errata_2242635
|
||||
|
||||
/* -------------------------------------------------
|
||||
* The CPU Ops reset function for Cortex-A78
|
||||
* -------------------------------------------------
|
||||
|
|
@ -266,6 +302,11 @@ func cortex_a78_reset_func
|
|||
bl errata_a78_2132060_wa
|
||||
#endif
|
||||
|
||||
#if ERRATA_A78_2242635
|
||||
mov x0, x18
|
||||
bl errata_a78_2242635_wa
|
||||
#endif
|
||||
|
||||
#if ENABLE_AMU
|
||||
/* Make sure accesses from EL0/EL1 and EL2 are not trapped to EL3 */
|
||||
mrs x0, actlr_el3
|
||||
|
|
@ -326,6 +367,7 @@ func cortex_a78_errata_report
|
|||
report_errata ERRATA_A78_1821534, cortex_a78, 1821534
|
||||
report_errata ERRATA_A78_1952683, cortex_a78, 1952683
|
||||
report_errata ERRATA_A78_2132060, cortex_a78, 2132060
|
||||
report_errata ERRATA_A78_2242635, cortex_a78, 2242635
|
||||
|
||||
ldp x8, x30, [sp], #16
|
||||
ret
|
||||
|
|
|
|||
|
|
@ -311,6 +311,23 @@ ERRATA_A78_1941498 ?=0
|
|||
# well but there is no workaround for that revision.
|
||||
ERRATA_A78_1951500 ?=0
|
||||
|
||||
# Flag to apply erratum 1821534 workaround during reset. This erratum applies
|
||||
# to revisions r0p0 and r1p0 of the A78 cpu.
|
||||
ERRATA_A78_1821534 ?=0
|
||||
|
||||
# Flag to apply erratum 1952683 workaround during reset. This erratum applies
|
||||
# to revision r0p0 of the A78 cpu and was fixed in the revision r1p0.
|
||||
ERRATA_A78_1952683 ?=0
|
||||
|
||||
# Flag to apply erratum 2132060 workaround during reset. This erratum applies
|
||||
# to revisions r0p0, r1p0, r1p1, and r1p2 of the A78 cpu. It is still open.
|
||||
ERRATA_A78_2132060 ?=0
|
||||
|
||||
# Flag to apply erratum 2242635 workaround during reset. This erratum applies
|
||||
# to revisions r1p0, r1p1, and r1p2 of the A78 cpu and is open. The issue is
|
||||
# present in r0p0 as well but there is no workaround for that revision.
|
||||
ERRATA_A78_2242635 ?=0
|
||||
|
||||
# Flag to apply erratum 1941500 workaround during reset. This erratum applies
|
||||
# to revisions r0p0 and r0p1 of the A78 AE cpu. It is still open.
|
||||
ERRATA_A78_AE_1941500 ?=0
|
||||
|
|
@ -319,18 +336,6 @@ ERRATA_A78_AE_1941500 ?=0
|
|||
# to revisions r0p0 and r0p1 of the A78 AE cpu. It is still open.
|
||||
ERRATA_A78_AE_1951502 ?=0
|
||||
|
||||
# Flag to apply erratum 1821534 workaround during reset. This erratum applies
|
||||
# to revisions r0p0 and r1p0 of the A78 cpu.
|
||||
ERRATA_A78_1821534 ?=0
|
||||
|
||||
# Flag to apply erratum 1952683 workaround during reset. This erratum applies
|
||||
# to revision r0p0 of the A78 cpu and was fixed in the revision r1p0.
|
||||
ERRATA_A78_1952683 ?=0
|
||||
|
||||
# Flag to apply erratum 2132060 workaround during reset. This erratum applies
|
||||
# to revisions r0p0, r1p0, r1p1, and r1p2 of the A78 cpu. It is still open.
|
||||
ERRATA_A78_2132060 ?=0
|
||||
|
||||
# Flag to apply T32 CLREX workaround during reset. This erratum applies
|
||||
# only to r0p0 and r1p0 of the Neoverse N1 cpu.
|
||||
ERRATA_N1_1043202 ?=0
|
||||
|
|
@ -730,14 +735,6 @@ $(eval $(call add_define,ERRATA_A78_1941498))
|
|||
$(eval $(call assert_boolean,ERRATA_A78_1951500))
|
||||
$(eval $(call add_define,ERRATA_A78_1951500))
|
||||
|
||||
# Process ERRATA_A78_AE_1941500 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A78_AE_1941500))
|
||||
$(eval $(call add_define,ERRATA_A78_AE_1941500))
|
||||
|
||||
# Process ERRATA_A78_AE_1951502 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A78_AE_1951502))
|
||||
$(eval $(call add_define,ERRATA_A78_AE_1951502))
|
||||
|
||||
# Process ERRATA_A78_1821534 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A78_1821534))
|
||||
$(eval $(call add_define,ERRATA_A78_1821534))
|
||||
|
|
@ -750,6 +747,18 @@ $(eval $(call add_define,ERRATA_A78_1952683))
|
|||
$(eval $(call assert_boolean,ERRATA_A78_2132060))
|
||||
$(eval $(call add_define,ERRATA_A78_2132060))
|
||||
|
||||
# Process ERRATA_A78_2242635 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A78_2242635))
|
||||
$(eval $(call add_define,ERRATA_A78_2242635))
|
||||
|
||||
# Process ERRATA_A78_AE_1941500 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A78_AE_1941500))
|
||||
$(eval $(call add_define,ERRATA_A78_AE_1941500))
|
||||
|
||||
# Process ERRATA_A78_AE_1951502 flag
|
||||
$(eval $(call assert_boolean,ERRATA_A78_AE_1951502))
|
||||
$(eval $(call add_define,ERRATA_A78_AE_1951502))
|
||||
|
||||
# Process ERRATA_N1_1043202 flag
|
||||
$(eval $(call assert_boolean,ERRATA_N1_1043202))
|
||||
$(eval $(call add_define,ERRATA_N1_1043202))
|
||||
|
|
|
|||
Loading…
Reference in New Issue