Tegra210: memmap all the IRAM memory banks
This patch memmaps all the IRAM memory banks during boot. The BPMP firmware might place the channels in any of the IRAMs, so it is better to map all the banks to avoid surprises. Change-Id: Ia009a65d227ee50fbb23e511ce509daf41b877ee Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
This commit is contained in:
parent
78edaac4a6
commit
223844af41
|
@ -35,8 +35,7 @@
|
|||
/*******************************************************************************
|
||||
* iRAM memory constants
|
||||
******************************************************************************/
|
||||
#define TEGRA_IRAMA_BASE 0x40000000
|
||||
#define TEGRA_IRAMB_BASE 0x40010000
|
||||
#define TEGRA_IRAM_BASE 0x40000000
|
||||
|
||||
/*******************************************************************************
|
||||
* GIC memory map
|
||||
|
|
|
@ -25,9 +25,7 @@
|
|||
* Table of regions to map using the MMU.
|
||||
*/
|
||||
static const mmap_region_t tegra_mmap[] = {
|
||||
MAP_REGION_FLAT(TEGRA_IRAMA_BASE, 0x10000, /* 64KB */
|
||||
MT_DEVICE | MT_RW | MT_SECURE),
|
||||
MAP_REGION_FLAT(TEGRA_IRAMB_BASE, 0x10000, /* 64KB */
|
||||
MAP_REGION_FLAT(TEGRA_IRAM_BASE, 0x40000, /* 256KB */
|
||||
MT_DEVICE | MT_RW | MT_SECURE),
|
||||
MAP_REGION_FLAT(MMIO_RANGE_0_ADDR, MMIO_RANGE_SIZE,
|
||||
MT_DEVICE | MT_RW | MT_SECURE),
|
||||
|
|
Loading…
Reference in New Issue