stm32mp1: add TZC400 interrupt management
TZC400 is configured to raise an interrupt in case of faulty access. Call the new added tzc400_it_handler, in case this interrupt occurs. Change-Id: Iaf4fa408a8eff99498042e11e2d6177bad39868c Signed-off-by: Yann Gautier <yann.gautier@st.com>
This commit is contained in:
parent
1e80c49810
commit
236fc428bb
|
@ -1,5 +1,5 @@
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
|
* Copyright (c) 2015-2021, ARM Limited and Contributors. All rights reserved.
|
||||||
*
|
*
|
||||||
* SPDX-License-Identifier: BSD-3-Clause
|
* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*/
|
*/
|
||||||
|
@ -45,7 +45,7 @@ void sp_min_plat_fiq_handler(uint32_t id)
|
||||||
{
|
{
|
||||||
switch (id & INT_ID_MASK) {
|
switch (id & INT_ID_MASK) {
|
||||||
case STM32MP1_IRQ_TZC400:
|
case STM32MP1_IRQ_TZC400:
|
||||||
ERROR("STM32MP1_IRQ_TZC400 generated\n");
|
(void)tzc400_it_handler();
|
||||||
panic();
|
panic();
|
||||||
break;
|
break;
|
||||||
case STM32MP1_IRQ_AXIERRIRQ:
|
case STM32MP1_IRQ_AXIERRIRQ:
|
||||||
|
|
|
@ -1,5 +1,5 @@
|
||||||
/*
|
/*
|
||||||
* Copyright (c) 2015-2020, ARM Limited and Contributors. All rights reserved.
|
* Copyright (c) 2015-2021, ARM Limited and Contributors. All rights reserved.
|
||||||
*
|
*
|
||||||
* SPDX-License-Identifier: BSD-3-Clause
|
* SPDX-License-Identifier: BSD-3-Clause
|
||||||
*/
|
*/
|
||||||
|
@ -75,8 +75,7 @@ static void init_tzc400(void)
|
||||||
TZC_REGION_NSEC_ALL_ACCESS_RDWR);
|
TZC_REGION_NSEC_ALL_ACCESS_RDWR);
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/* Raise an exception if a NS device tries to access secure memory */
|
tzc400_set_action(TZC_ACTION_INT);
|
||||||
tzc400_set_action(TZC_ACTION_ERR);
|
|
||||||
|
|
||||||
tzc400_enable_filters();
|
tzc400_enable_filters();
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue