Browse Source

fdts: stm32mp1: move FDCAN to PLL4_R

LTDC modifies the clock frequency to adapt it to the display. Such
frequency change is not detected by the FDCAN driver that instead
caches the value at probe and pretends to use it later.

This change fixes the issue by moving the FDCAN to PLL4_R,
leaving the LTDC alone on PLL4_Q.

Signed-off-by: Antonio Borneo <antonio.borneo@st.com>
Signed-off-by: Yann Gautier <yann.gautier@st.com>
Change-Id: I8230868b2b5fd6deb6e3f9dc3911030d8d484c58
tags/v2.2-rc0
Antonio Borneo 1 year ago
committed by Yann Gautier
parent
commit
2dc9fe70da
3 changed files with 3 additions and 3 deletions
  1. +1
    -1
      fdts/stm32mp157a-avenger96.dts
  2. +1
    -1
      fdts/stm32mp157a-dk1.dts
  3. +1
    -1
      fdts/stm32mp157c-ed1.dts

+ 1
- 1
fdts/stm32mp157a-avenger96.dts View File

@@ -246,7 +246,7 @@
CLK_UART6_HSI
CLK_UART78_HSI
CLK_SPDIF_PLL4P
CLK_FDCAN_PLL4Q
CLK_FDCAN_PLL4R
CLK_SAI1_PLL3Q
CLK_SAI2_PLL3Q
CLK_SAI3_PLL3Q


+ 1
- 1
fdts/stm32mp157a-dk1.dts View File

@@ -266,7 +266,7 @@
CLK_UART6_HSI
CLK_UART78_HSI
CLK_SPDIF_PLL4P
CLK_FDCAN_PLL4Q
CLK_FDCAN_PLL4R
CLK_SAI1_PLL3Q
CLK_SAI2_PLL3Q
CLK_SAI3_PLL3Q


+ 1
- 1
fdts/stm32mp157c-ed1.dts View File

@@ -272,7 +272,7 @@
CLK_UART6_HSI
CLK_UART78_HSI
CLK_SPDIF_PLL4P
CLK_FDCAN_PLL4Q
CLK_FDCAN_PLL4R
CLK_SAI1_PLL3Q
CLK_SAI2_PLL3Q
CLK_SAI3_PLL3Q


Loading…
Cancel
Save