juno: Increase L2RAM wait state to support higher cluster frequencies
Change-Id: I7f1fb4ed01ed73de1196ca17ed6fc1524478ec75
This commit is contained in:
parent
a21185832f
commit
33ce14f04f
|
@ -46,12 +46,19 @@ cpu_reset_handler: ; .type cpu_reset_handler, %function
|
||||||
lsr x0, x0, #MIDR_PN_SHIFT
|
lsr x0, x0, #MIDR_PN_SHIFT
|
||||||
and x0, x0, #MIDR_PN_MASK
|
and x0, x0, #MIDR_PN_MASK
|
||||||
cmp x0, #MIDR_PN_A57
|
cmp x0, #MIDR_PN_A57
|
||||||
b.eq smp_setup_begin
|
b.eq a57_setup_begin
|
||||||
cmp x0, #MIDR_PN_A53
|
cmp x0, #MIDR_PN_A53
|
||||||
b.ne smp_setup_end
|
b.eq smp_setup_begin
|
||||||
|
b smp_setup_end
|
||||||
|
|
||||||
|
a57_setup_begin:
|
||||||
|
mov x0, #0x082
|
||||||
|
msr s3_1_c11_c0_2, x0
|
||||||
|
|
||||||
smp_setup_begin:
|
smp_setup_begin:
|
||||||
bl read_cpuectlr
|
bl read_cpuectlr
|
||||||
orr x0, x0, #CPUECTLR_SMP_BIT
|
orr x0, x0, #CPUECTLR_SMP_BIT
|
||||||
bl write_cpuectlr
|
bl write_cpuectlr
|
||||||
|
|
||||||
smp_setup_end:
|
smp_setup_end:
|
||||||
ret x19
|
ret x19
|
||||||
|
|
Loading…
Reference in New Issue