plat: xilinx: zynqmp: Make fpga load blocking until completed
This patch makes bitstream load blocking call and waits until bitstream is loaded successfully or return with error. Signed-off-by: Siva Durga Prasad Paladugu <sivadur@xilinx.com> Tested-by: Avesh Khan <aveshk@xilinx.com>
This commit is contained in:
parent
b84fb058bb
commit
3f0d4f1bd5
|
@ -538,7 +538,7 @@ enum pm_ret_status pm_fpga_load(uint32_t address_low,
|
|||
/* Send request to the PMU */
|
||||
PM_PACK_PAYLOAD5(payload, PM_FPGA_LOAD, address_high, address_low,
|
||||
size, flags);
|
||||
return pm_ipi_send(primary_proc, payload);
|
||||
return pm_ipi_send_sync(primary_proc, payload, NULL, 0);
|
||||
}
|
||||
|
||||
/**
|
||||
|
|
Loading…
Reference in New Issue