Tegra194: mce: fix cg_cstate encoding format
This patch does the following: - cstate_info variable is used to pass on requested cstate to mce - Currently, cg_cstate is encoded using 2 bits(bits 8, 9) in cstate_info - cg_cstate values can range from 0 to 7, with 7 representing cg7 - Thus, cg_cstate is to be encoded using 3 bits (val: 0-7) - Fix this, as per ISS and ensure bits 8, 9, 10 are used Change-Id: Idff207e2a88b2f4654e4a956c27054bf5e8f69bb Signed-off-by: Vignesh Radhakrishnan <vigneshr@nvidia.com>
This commit is contained in:
parent
6eb3c188ab
commit
4b412b507a
|
@ -16,7 +16,7 @@
|
|||
#define CLUSTER_CSTATE_MASK 0x7U
|
||||
#define CLUSTER_CSTATE_SHIFT 0X0U
|
||||
#define CLUSTER_CSTATE_UPDATE_BIT (1U << 7)
|
||||
#define CCPLEX_CSTATE_MASK 0x3U
|
||||
#define CCPLEX_CSTATE_MASK 0x7U
|
||||
#define CCPLEX_CSTATE_SHIFT 8U
|
||||
#define CCPLEX_CSTATE_UPDATE_BIT (1U << 15)
|
||||
#define SYSTEM_CSTATE_MASK 0xFU
|
||||
|
|
|
@ -96,7 +96,7 @@ void nvg_set_wake_time(uint32_t wake_time)
|
|||
*
|
||||
* NVGDATA[0:2]: SW(RW), CLUSTER_CSTATE
|
||||
* NVGDATA[7]: SW(W), update cluster flag
|
||||
* NVGDATA[8:9]: SW(RW), CG_CSTATE
|
||||
* NVGDATA[8:10]: SW(RW), CG_CSTATE
|
||||
* NVGDATA[15]: SW(W), update ccplex flag
|
||||
* NVGDATA[16:19]: SW(RW), SYSTEM_CSTATE
|
||||
* NVGDATA[23]: SW(W), update system flag
|
||||
|
|
Loading…
Reference in New Issue