Tegra: per-SoC DRAM base values
Tegra194 supports upto 64GB of DRAM, whereas the previous SoCs support upto 32GB DRAM. This patch moves the common DRAM base/end macros to individual Tegra SoC headers to fix this anomaly. Change-Id: I1a9f386b67c2311baab289e726d95cef6954071b Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
This commit is contained in:
parent
989429e872
commit
5f1803f90f
|
@ -1,5 +1,6 @@
|
|||
/*
|
||||
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
||||
* Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
@ -110,4 +111,10 @@
|
|||
#define TEGRA_TZRAM_BASE U(0x7C010000)
|
||||
#define TEGRA_TZRAM_SIZE U(0x10000)
|
||||
|
||||
/*******************************************************************************
|
||||
* Tegra DRAM memory base address
|
||||
******************************************************************************/
|
||||
#define TEGRA_DRAM_BASE ULL(0x80000000)
|
||||
#define TEGRA_DRAM_END ULL(0x27FFFFFFF)
|
||||
|
||||
#endif /* TEGRA_DEF_H */
|
||||
|
|
|
@ -1,5 +1,6 @@
|
|||
/*
|
||||
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
||||
* Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
@ -279,4 +280,10 @@
|
|||
#define TEGRA_TZRAM_BASE U(0x30000000)
|
||||
#define TEGRA_TZRAM_SIZE U(0x40000)
|
||||
|
||||
/*******************************************************************************
|
||||
* Tegra DRAM memory base address
|
||||
******************************************************************************/
|
||||
#define TEGRA_DRAM_BASE ULL(0x80000000)
|
||||
#define TEGRA_DRAM_END ULL(0x27FFFFFFF)
|
||||
|
||||
#endif /* TEGRA_DEF_H */
|
||||
|
|
|
@ -256,6 +256,12 @@
|
|||
#define TEGRA_GPCDMA_RST_SET_REG_OFFSET U(0x6A0004)
|
||||
#define TEGRA_GPCDMA_RST_CLR_REG_OFFSET U(0x6A0008)
|
||||
|
||||
/*******************************************************************************
|
||||
* Tegra DRAM memory base address
|
||||
******************************************************************************/
|
||||
#define TEGRA_DRAM_BASE ULL(0x80000000)
|
||||
#define TEGRA_DRAM_END ULL(0xFFFFFFFFF)
|
||||
|
||||
/*******************************************************************************
|
||||
* XUSB STREAMIDs
|
||||
******************************************************************************/
|
||||
|
|
|
@ -1,5 +1,6 @@
|
|||
/*
|
||||
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
||||
* Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
@ -268,4 +269,10 @@
|
|||
#define TEGRA_TZRAM_CARVEOUT_BASE U(0x7C04C000)
|
||||
#define TEGRA_TZRAM_CARVEOUT_SIZE U(0x4000)
|
||||
|
||||
/*******************************************************************************
|
||||
* Tegra DRAM memory base address
|
||||
******************************************************************************/
|
||||
#define TEGRA_DRAM_BASE ULL(0x80000000)
|
||||
#define TEGRA_DRAM_END ULL(0x27FFFFFFF)
|
||||
|
||||
#endif /* TEGRA_DEF_H */
|
||||
|
|
|
@ -17,12 +17,6 @@
|
|||
|
||||
#include <tegra_gic.h>
|
||||
|
||||
/*******************************************************************************
|
||||
* Tegra DRAM memory base address
|
||||
******************************************************************************/
|
||||
#define TEGRA_DRAM_BASE ULL(0x80000000)
|
||||
#define TEGRA_DRAM_END ULL(0x27FFFFFFF)
|
||||
|
||||
/*******************************************************************************
|
||||
* Implementation defined ACTLR_EL1 bit definitions
|
||||
******************************************************************************/
|
||||
|
|
Loading…
Reference in New Issue