Merge changes from topic "tc0_optee_sp" into integration
* changes: fdts: tc0: Add reserved-memory node for OP-TEE plat: tc0: OP-TEE as S-EL1 SP with SPMC at S-EL2 docs: arm: Add OPTEE_SP_FW_CONFIG plat: tc0: enable opteed support plat: arm: Increase SP max size
This commit is contained in:
commit
669ee776cc
|
@ -94,6 +94,10 @@ Arm Platform Build Options
|
|||
- ``ARM_SPMC_MANIFEST_DTS`` : path to an alternate manifest file used as the
|
||||
SPMC Core manifest. Valid when ``SPD=spmd`` is selected.
|
||||
|
||||
- ``OPTEE_SP_FW_CONFIG``: DTC build flag to include OP-TEE as SP in tb_fw_config
|
||||
device tree. This flag is defined only when ``ARM_SPMC_MANIFEST_DTS`` manifest
|
||||
file name contains pattern optee_sp.
|
||||
|
||||
For a better understanding of these options, the Arm development platform memory
|
||||
map is explained in the :ref:`Firmware Design`.
|
||||
|
||||
|
|
24
fdts/tc0.dts
24
fdts/tc0.dts
|
@ -109,6 +109,17 @@
|
|||
reg = <0x0 0x80000000 0x0 0x7d000000>;
|
||||
};
|
||||
|
||||
reserved-memory {
|
||||
#address-cells = <2>;
|
||||
#size-cells = <2>;
|
||||
ranges;
|
||||
|
||||
optee@0xfce00000 {
|
||||
reg = <0x00000000 0xfce00000 0 0x00200000>;
|
||||
no-map;
|
||||
};
|
||||
};
|
||||
|
||||
psci {
|
||||
compatible = "arm,psci-1.0", "arm,psci-0.2", "arm,psci";
|
||||
method = "smc";
|
||||
|
@ -370,4 +381,17 @@
|
|||
};
|
||||
};
|
||||
};
|
||||
|
||||
ffa {
|
||||
compatible = "arm,ffa";
|
||||
conduit = "smc";
|
||||
mem_share_buffer = "tx";
|
||||
};
|
||||
|
||||
firmware {
|
||||
optee {
|
||||
compatible = "linaro,optee-tz";
|
||||
method = "ffa";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
@ -13,7 +13,7 @@
|
|||
/* arm_sp getter */
|
||||
#define arm__sp_getter(prop) arm_sp.prop
|
||||
|
||||
#define ARM_SP_MAX_SIZE U(0x80000)
|
||||
#define ARM_SP_MAX_SIZE U(0xb0000)
|
||||
#define ARM_SP_OWNER_NAME_LEN U(8)
|
||||
|
||||
struct arm_sp_t {
|
||||
|
|
|
@ -0,0 +1,78 @@
|
|||
/*
|
||||
* Copyright (c) 2020, Arm Limited. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
/dts-v1/;
|
||||
|
||||
#define AFF 00
|
||||
|
||||
#include "fvp-defs.dtsi"
|
||||
#undef POST
|
||||
#define POST \
|
||||
};
|
||||
|
||||
/ {
|
||||
compatible = "arm,ffa-core-manifest-1.0";
|
||||
#address-cells = <2>;
|
||||
#size-cells = <1>;
|
||||
|
||||
attribute {
|
||||
spmc_id = <0x8000>;
|
||||
maj_ver = <0x1>;
|
||||
min_ver = <0x0>;
|
||||
exec_state = <0x0>;
|
||||
load_address = <0x0 0xfd000000>;
|
||||
entrypoint = <0x0 0xfd000000>;
|
||||
binary_size = <0x80000>;
|
||||
};
|
||||
|
||||
/*
|
||||
* temporary: This entry is added based on v2.4 hafnium and will be
|
||||
* removed when rebased to upstream master.
|
||||
*/
|
||||
chosen {
|
||||
linux,initrd-start = <0>;
|
||||
linux,initrd-end = <0>;
|
||||
};
|
||||
|
||||
hypervisor {
|
||||
compatible = "hafnium,hafnium";
|
||||
vm1 {
|
||||
is_ffa_partition;
|
||||
debug_name = "op-tee";
|
||||
load_address = <0xfd280000>;
|
||||
};
|
||||
};
|
||||
|
||||
cpus {
|
||||
#address-cells = <0x2>;
|
||||
#size-cells = <0x0>;
|
||||
|
||||
CPU_0
|
||||
|
||||
/*
|
||||
* SPMC (Hafnium) requires secondary core nodes are declared
|
||||
* in descending order.
|
||||
*/
|
||||
CPU_3
|
||||
CPU_2
|
||||
CPU_1
|
||||
};
|
||||
|
||||
/*
|
||||
* temporary: This device-memory region is added based on v2.4 hafnium
|
||||
* and will be removed when rebased to upstream master. As first
|
||||
* Secure Partition no longer maps device memory.
|
||||
*/
|
||||
device-memory@21000000 {
|
||||
device_type = "device-memory";
|
||||
reg = <0x0 0x21000000 0x5f000000>;
|
||||
};
|
||||
|
||||
/* 32MB of TC0_TZC_DRAM1_BASE */
|
||||
memory@fd000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x0 0xfd000000 0x2000000>;
|
||||
};
|
||||
};
|
|
@ -27,6 +27,12 @@
|
|||
|
||||
secure-partitions {
|
||||
compatible = "arm,sp";
|
||||
#if OPTEE_SP_FW_CONFIG
|
||||
op-tee {
|
||||
uuid = <0x486178e0 0xe7f811e3 0xbc5e0002 0xa5d5c51b>;
|
||||
load-address = <0xfd280000>;
|
||||
};
|
||||
#else
|
||||
cactus-primary {
|
||||
uuid = <0xb4b5671e 0x4a904fe1 0xb81ffb13 0xdae1dacb>;
|
||||
load-address = <0xfe000000>;
|
||||
|
@ -43,5 +49,6 @@
|
|||
uuid = <0x79b55c73 0x1d8c44b9 0x859361e1 0x770ad8d2>;
|
||||
load-address = <0xfe200000>;
|
||||
};
|
||||
#endif
|
||||
};
|
||||
};
|
||||
|
|
|
@ -112,7 +112,7 @@
|
|||
* little space for growth.
|
||||
*/
|
||||
#if TRUSTED_BOARD_BOOT
|
||||
# define PLAT_ARM_MAX_BL2_SIZE 0x1E000
|
||||
# define PLAT_ARM_MAX_BL2_SIZE 0x20000
|
||||
#else
|
||||
# define PLAT_ARM_MAX_BL2_SIZE 0x14000
|
||||
#endif
|
||||
|
|
|
@ -86,8 +86,12 @@ $(eval $(call TOOL_ADD_PAYLOAD,${FW_CONFIG},--fw-config,${FW_CONFIG}))
|
|||
$(eval $(call TOOL_ADD_PAYLOAD,${TB_FW_CONFIG},--tb-fw-config,${TB_FW_CONFIG}))
|
||||
|
||||
ifeq (${SPD},spmd)
|
||||
FDT_SOURCES += ${TC0_BASE}/fdts/${PLAT}_spmc_manifest.dts
|
||||
TC0_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/${PLAT}_spmc_manifest.dtb
|
||||
ifeq ($(ARM_SPMC_MANIFEST_DTS),)
|
||||
ARM_SPMC_MANIFEST_DTS := ${TC0_BASE}/fdts/${PLAT}_spmc_manifest.dts
|
||||
endif
|
||||
|
||||
FDT_SOURCES += ${ARM_SPMC_MANIFEST_DTS}
|
||||
TC0_TOS_FW_CONFIG := ${BUILD_PLAT}/fdts/$(notdir $(basename ${ARM_SPMC_MANIFEST_DTS})).dtb
|
||||
|
||||
# Add the TOS_FW_CONFIG to FIP and specify the same to certtool
|
||||
$(eval $(call TOOL_ADD_PAYLOAD,${TC0_TOS_FW_CONFIG},--tos-fw-config,${TC0_TOS_FW_CONFIG}))
|
||||
|
|
|
@ -50,6 +50,10 @@ const mmap_region_t plat_arm_mmap[] = {
|
|||
#endif
|
||||
#if TRUSTED_BOARD_BOOT && !BL2_AT_EL3
|
||||
ARM_MAP_BL1_RW,
|
||||
#endif
|
||||
#ifdef SPD_opteed
|
||||
ARM_MAP_OPTEE_CORE_MEM,
|
||||
ARM_OPTEE_PAGEABLE_LOAD_MEM,
|
||||
#endif
|
||||
{0}
|
||||
};
|
||||
|
|
Loading…
Reference in New Issue