Tegra: SiP: 64-bit address for Video Memory base
This patch allows the NS world to pass 64-bit base address for the Video Memory carveout region. Change-Id: I7e47cc1f5425bd39c6763755b801517013e1e0cd Signed-off-by: Harvey Hsieh <hhsieh@nvidia.com> Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
This commit is contained in:
parent
b5903dfcaf
commit
6b51766cb0
|
@ -85,7 +85,6 @@ uint64_t tegra_sip_handler(uint32_t smc_fid,
|
|||
case TEGRA_SIP_NEW_VIDEOMEM_REGION:
|
||||
|
||||
/* clean up the high bits */
|
||||
x1 = (uint32_t)x1;
|
||||
x2 = (uint32_t)x2;
|
||||
|
||||
/*
|
||||
|
|
Loading…
Reference in New Issue