refactor(plat/arm): rename ARM_DTB_DRAM_NS region macros
The macros PLAT_HW_CONFIG_DTB_BASE and PLAT_HW_CONFIG_DTB_SIZE describe the range of memory where the HW_CONFIG_DTB can be loaded rather than the actual load address and size of the DTB. This patch changes the names to something more descriptive. Signed-off-by: Zelalem Aweke <zelalem.aweke@arm.com> Change-Id: I98b81f3ce0c80fd76614f959667c25b07941e190
This commit is contained in:
parent
dbbc9a6790
commit
707f071049
|
@ -66,12 +66,13 @@
|
|||
#define PLAT_ARM_DRAM2_BASE ULL(0x880000000)
|
||||
#define PLAT_ARM_DRAM2_SIZE UL(0x80000000)
|
||||
|
||||
#define PLAT_HW_CONFIG_DTB_BASE ULL(0x82000000)
|
||||
#define PLAT_HW_CONFIG_DTB_SIZE ULL(0x8000)
|
||||
/* Range of kernel DTB load address */
|
||||
#define FVP_DTB_DRAM_MAP_START ULL(0x82000000)
|
||||
#define FVP_DTB_DRAM_MAP_SIZE ULL(0x8000)
|
||||
|
||||
#define ARM_DTB_DRAM_NS MAP_REGION_FLAT( \
|
||||
PLAT_HW_CONFIG_DTB_BASE, \
|
||||
PLAT_HW_CONFIG_DTB_SIZE, \
|
||||
FVP_DTB_DRAM_MAP_START, \
|
||||
FVP_DTB_DRAM_MAP_SIZE, \
|
||||
MT_MEMORY | MT_RO | MT_NS)
|
||||
/*
|
||||
* Load address of BL33 for this platform port
|
||||
|
|
|
@ -53,12 +53,13 @@
|
|||
#define PLAT_ARM_DRAM2_BASE ULL(0x880000000)
|
||||
#define PLAT_ARM_DRAM2_SIZE ULL(0x180000000)
|
||||
|
||||
#define PLAT_HW_CONFIG_DTB_BASE ULL(0x82000000)
|
||||
#define PLAT_HW_CONFIG_DTB_SIZE ULL(0x00008000) /* 32KB */
|
||||
/* Range of kernel DTB load address */
|
||||
#define JUNO_DTB_DRAM_MAP_START ULL(0x82000000)
|
||||
#define JUNO_DTB_DRAM_MAP_SIZE ULL(0x00008000) /* 32KB */
|
||||
|
||||
#define ARM_DTB_DRAM_NS MAP_REGION_FLAT( \
|
||||
PLAT_HW_CONFIG_DTB_BASE, \
|
||||
PLAT_HW_CONFIG_DTB_SIZE, \
|
||||
JUNO_DTB_DRAM_MAP_START, \
|
||||
JUNO_DTB_DRAM_MAP_SIZE, \
|
||||
MT_MEMORY | MT_RO | MT_NS)
|
||||
|
||||
/* virtual address used by dynamic mem_protect for chunk_base */
|
||||
|
|
Loading…
Reference in New Issue