andrius
/
arm-trusted-firmware
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Merge pull request #777 from jeenu-arm/format-fix 

Docs: Fix monospace formatting in user guide
This commit is contained in:
danh-arm 2016-12-14 09:25:53 +00:00 committed by GitHub
parent a6b25333e9 adefa3d82f
commit 86450fe690
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
docs/user-guide.md
View File

@ -439,7 +439,7 @@ performed.
of certificates in the FIP and FWU_FIP depends upon the value of the of certificates in the FIP and FWU_FIP depends upon the value of the
`GENERATE_COT` option. `GENERATE_COT` option.
Note: This option depends on 'CREATE_KEYS' to be enabled. If the keys Note: This option depends on `CREATE_KEYS` to be enabled. If the keys
already exist in disk, they will be overwritten without further notice. already exist in disk, they will be overwritten without further notice.
* `TRUSTED_WORLD_KEY`: This option is used when `GENERATE_COT=1`. It * `TRUSTED_WORLD_KEY`: This option is used when `GENERATE_COT=1`. It
@ -475,7 +475,7 @@ performed.
#### ARM development platform specific build options #### ARM development platform specific build options
* 'ARM_BL31_IN_DRAM': Boolean option to select loading of BL31 in TZC secured * `ARM_BL31_IN_DRAM`: Boolean option to select loading of BL31 in TZC secured
DRAM. By default, BL31 is in the secure SRAM. Set this flag to 1 to load DRAM. By default, BL31 is in the secure SRAM. Set this flag to 1 to load
BL31 in TZC secured DRAM. If TSP is present, then setting this option also BL31 in TZC secured DRAM. If TSP is present, then setting this option also
sets the TSP location to DRAM and ignores the `ARM_TSP_RAM_LOCATION` build sets the TSP location to DRAM and ignores the `ARM_TSP_RAM_LOCATION` build
@ -491,7 +491,7 @@ performed.
* `ARM_CONFIG_CNTACR`: boolean option to unlock access to the CNTBase<N> * `ARM_CONFIG_CNTACR`: boolean option to unlock access to the CNTBase<N>
frame registers by setting the CNTCTLBase.CNTACR<N> register bits. The frame registers by setting the CNTCTLBase.CNTACR<N> register bits. The
frame number <N> is defined by 'PLAT_ARM_NSTIMER_FRAME_ID', which should frame number <N> is defined by `PLAT_ARM_NSTIMER_FRAME_ID`, which should
match the frame used by the Non-Secure image (normally the Linux kernel). match the frame used by the Non-Secure image (normally the Linux kernel).
Default is true (access to the frame is allowed). Default is true (access to the frame is allowed).