drivers: renesas: rzg: Add QoS support for RZ/G2H
Add QoS support for RZ/G2H SoC. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Biju Das <biju.das.jz@bp.renesas.com> Change-Id: If7d8940148fc31887568fd501c6cab609e715ba4
This commit is contained in:
parent
a51d706291
commit
86c3cc305a
|
@ -0,0 +1,236 @@
|
|||
/*
|
||||
* Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef QOS_INIT_G2H_MSTAT195_H
|
||||
#define QOS_INIT_G2H_MSTAT195_H
|
||||
|
||||
static uint64_t mstat_fix[] = {
|
||||
/* 0x0000, */ 0x0000000000000000UL,
|
||||
/* 0x0008, */ 0x0000000000000000UL,
|
||||
/* 0x0010, */ 0x0000000000000000UL,
|
||||
/* 0x0018, */ 0x0000000000000000UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0000000000000000UL,
|
||||
/* 0x0030, */ 0x001004040000FFFFUL,
|
||||
/* 0x0038, */ 0x001008070000FFFFUL,
|
||||
/* 0x0040, */ 0x001410070000FFFFUL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x001404010000FFFFUL,
|
||||
/* 0x0058, */ 0x0014100D0000FFFFUL,
|
||||
/* 0x0060, */ 0x0014100D0000FFFFUL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x001404010000FFFFUL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x001410070000FFFFUL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x000C04020000FFFFUL,
|
||||
/* 0x00a8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x00b0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x000C04020000FFFFUL,
|
||||
/* 0x00c8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x00d0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x00d8, */ 0x001024090000FFFFUL,
|
||||
/* 0x00e0, */ 0x00100C090000FFFFUL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x001024090000FFFFUL,
|
||||
/* 0x00f8, */ 0x000C100D0000FFFFUL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x00100C090000FFFFUL,
|
||||
/* 0x0118, */ 0x000C1C1B0000FFFFUL,
|
||||
/* 0x0120, */ 0x000C1C1B0000FFFFUL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x0140, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0010100D0000FFFFUL,
|
||||
/* 0x0158, */ 0x0010100D0000FFFFUL,
|
||||
/* 0x0160, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x0168, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x001008060000FFFFUL,
|
||||
/* 0x0180, */ 0x001008060000FFFFUL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x00102C2C0000FFFFUL,
|
||||
/* 0x0198, */ 0x00102C2C0000FFFFUL,
|
||||
/* 0x01a0, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x01a8, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01c8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01d0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01d8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01f0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x000C04010000FFFFUL,
|
||||
/* 0x0210, */ 0x000C04010000FFFFUL,
|
||||
/* 0x0218, */ 0x0000000000000000UL,
|
||||
/* 0x0220, */ 0x0000000000000000UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0000000000000000UL,
|
||||
/* 0x0238, */ 0x0000000000000000UL,
|
||||
/* 0x0240, */ 0x0000000000000000UL,
|
||||
/* 0x0248, */ 0x0000000000000000UL,
|
||||
/* 0x0250, */ 0x0000000000000000UL,
|
||||
/* 0x0258, */ 0x0000000000000000UL,
|
||||
/* 0x0260, */ 0x000C08020000FFFFUL,
|
||||
/* 0x0268, */ 0x001408010000FFFFUL,
|
||||
/* 0x0270, */ 0x001404010000FFFFUL,
|
||||
/* 0x0278, */ 0x000C04010000FFFFUL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x001408010000FFFFUL,
|
||||
/* 0x0298, */ 0x001404010000FFFFUL,
|
||||
/* 0x02a0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02a8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02b0, */ 0x001408010000FFFFUL,
|
||||
/* 0x02b8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02d8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02e0, */ 0x001408010000FFFFUL,
|
||||
/* 0x02e8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02f0, */ 0x0000000000000000UL,
|
||||
/* 0x02f8, */ 0x0000000000000000UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0000000000000000UL,
|
||||
/* 0x0310, */ 0x0000000000000000UL,
|
||||
/* 0x0318, */ 0x0000000000000000UL,
|
||||
/* 0x0320, */ 0x0000000000000000UL,
|
||||
/* 0x0328, */ 0x0000000000000000UL,
|
||||
/* 0x0330, */ 0x0000000000000000UL,
|
||||
/* 0x0338, */ 0x0000000000000000UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0000000000000000UL,
|
||||
};
|
||||
|
||||
static uint64_t mstat_be[] = {
|
||||
/* 0x0000, */ 0x001200600BDFFC01UL,
|
||||
/* 0x0008, */ 0x001200600BDFFC01UL,
|
||||
/* 0x0010, */ 0x001200600BDFFC01UL,
|
||||
/* 0x0018, */ 0x001200600BDFFC01UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x001200100BD0FC01UL,
|
||||
/* 0x0030, */ 0x0000000000000000UL,
|
||||
/* 0x0038, */ 0x0000000000000000UL,
|
||||
/* 0x0040, */ 0x0000000000000000UL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x0000000000000000UL,
|
||||
/* 0x0058, */ 0x0000000000000000UL,
|
||||
/* 0x0060, */ 0x0000000000000000UL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x0000000000000000UL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x0000000000000000UL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x0000000000000000UL,
|
||||
/* 0x00a8, */ 0x0000000000000000UL,
|
||||
/* 0x00b0, */ 0x0000000000000000UL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x0000000000000000UL,
|
||||
/* 0x00c8, */ 0x0000000000000000UL,
|
||||
/* 0x00d0, */ 0x0000000000000000UL,
|
||||
/* 0x00d8, */ 0x0000000000000000UL,
|
||||
/* 0x00e0, */ 0x0000000000000000UL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x0000000000000000UL,
|
||||
/* 0x00f8, */ 0x0000000000000000UL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x0000000000000000UL,
|
||||
/* 0x0118, */ 0x0000000000000000UL,
|
||||
/* 0x0120, */ 0x0000000000000000UL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x0000000000000000UL,
|
||||
/* 0x0140, */ 0x0000000000000000UL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0000000000000000UL,
|
||||
/* 0x0158, */ 0x0000000000000000UL,
|
||||
/* 0x0160, */ 0x0000000000000000UL,
|
||||
/* 0x0168, */ 0x0000000000000000UL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x0000000000000000UL,
|
||||
/* 0x0180, */ 0x0000000000000000UL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x0000000000000000UL,
|
||||
/* 0x0198, */ 0x0000000000000000UL,
|
||||
/* 0x01a0, */ 0x0000000000000000UL,
|
||||
/* 0x01a8, */ 0x0000000000000000UL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x002100600BDFFC01UL,
|
||||
/* 0x01c8, */ 0x002100600BDFFC01UL,
|
||||
/* 0x01d0, */ 0x002100600BDFFC01UL,
|
||||
/* 0x01d8, */ 0x002100600BDFFC01UL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x0000000000000000UL,
|
||||
/* 0x01f0, */ 0x002100100BDF2401UL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x0000000000000000UL,
|
||||
/* 0x0210, */ 0x002100100BDF2401UL,
|
||||
/* 0x0218, */ 0x001100100BDF2401UL,
|
||||
/* 0x0220, */ 0x001100100BDF2401UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x001100100BDF2401UL,
|
||||
/* 0x0238, */ 0x001100100BDF2401UL,
|
||||
/* 0x0240, */ 0x001200100BDF2401UL,
|
||||
/* 0x0248, */ 0x001100100BDF2401UL,
|
||||
/* 0x0250, */ 0x001200100BDF2401UL,
|
||||
/* 0x0258, */ 0x001100100BDF2401UL,
|
||||
/* 0x0260, */ 0x0000000000000000UL,
|
||||
/* 0x0268, */ 0x0000000000000000UL,
|
||||
/* 0x0270, */ 0x0000000000000000UL,
|
||||
/* 0x0278, */ 0x0000000000000000UL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x0000000000000000UL,
|
||||
/* 0x0298, */ 0x0000000000000000UL,
|
||||
/* 0x02a0, */ 0x0000000000000000UL,
|
||||
/* 0x02a8, */ 0x0000000000000000UL,
|
||||
/* 0x02b0, */ 0x0000000000000000UL,
|
||||
/* 0x02b8, */ 0x0000000000000000UL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x0000000000000000UL,
|
||||
/* 0x02d8, */ 0x0000000000000000UL,
|
||||
/* 0x02e0, */ 0x0000000000000000UL,
|
||||
/* 0x02e8, */ 0x0000000000000000UL,
|
||||
/* 0x02f0, */ 0x001100600BDFFC01UL,
|
||||
/* 0x02f8, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0310, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0318, */ 0x001200100BD03401UL,
|
||||
/* 0x0320, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0328, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0330, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0338, */ 0x001100600BDFFC01UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x001200100BD0FC01UL,
|
||||
};
|
||||
|
||||
#endif /* QOS_INIT_G2H_MSTAT195_H */
|
|
@ -0,0 +1,236 @@
|
|||
/*
|
||||
* Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef QOS_INIT_G2H_MSTAT390_H
|
||||
#define QOS_INIT_G2H_MSTAT390_H
|
||||
|
||||
static uint64_t mstat_fix[] = {
|
||||
/* 0x0000, */ 0x0000000000000000UL,
|
||||
/* 0x0008, */ 0x0000000000000000UL,
|
||||
/* 0x0010, */ 0x0000000000000000UL,
|
||||
/* 0x0018, */ 0x0000000000000000UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0000000000000000UL,
|
||||
/* 0x0030, */ 0x001008070000FFFFUL,
|
||||
/* 0x0038, */ 0x0010100D0000FFFFUL,
|
||||
/* 0x0040, */ 0x00141C0E0000FFFFUL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x001408010000FFFFUL,
|
||||
/* 0x0058, */ 0x00141C190000FFFFUL,
|
||||
/* 0x0060, */ 0x00141C190000FFFFUL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x001408010000FFFFUL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x00141C0E0000FFFFUL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x000C08040000FFFFUL,
|
||||
/* 0x00a8, */ 0x000C04020000FFFFUL,
|
||||
/* 0x00b0, */ 0x000C04020000FFFFUL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x000C08040000FFFFUL,
|
||||
/* 0x00c8, */ 0x000C04020000FFFFUL,
|
||||
/* 0x00d0, */ 0x000C04020000FFFFUL,
|
||||
/* 0x00d8, */ 0x001044110000FFFFUL,
|
||||
/* 0x00e0, */ 0x001014110000FFFFUL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x001044110000FFFFUL,
|
||||
/* 0x00f8, */ 0x000C1C1A0000FFFFUL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x001014110000FFFFUL,
|
||||
/* 0x0118, */ 0x000C38360000FFFFUL,
|
||||
/* 0x0120, */ 0x000C38360000FFFFUL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x001018150000FFFFUL,
|
||||
/* 0x0140, */ 0x001018150000FFFFUL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x00101C190000FFFFUL,
|
||||
/* 0x0158, */ 0x00101C190000FFFFUL,
|
||||
/* 0x0160, */ 0x001018150000FFFFUL,
|
||||
/* 0x0168, */ 0x001018150000FFFFUL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x0180, */ 0x00100C0B0000FFFFUL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x001058570000FFFFUL,
|
||||
/* 0x0198, */ 0x001058570000FFFFUL,
|
||||
/* 0x01a0, */ 0x001018150000FFFFUL,
|
||||
/* 0x01a8, */ 0x001018150000FFFFUL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01c8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01d0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01d8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01f0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x000C04010000FFFFUL,
|
||||
/* 0x0210, */ 0x000C04010000FFFFUL,
|
||||
/* 0x0218, */ 0x0000000000000000UL,
|
||||
/* 0x0220, */ 0x0000000000000000UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0000000000000000UL,
|
||||
/* 0x0238, */ 0x0000000000000000UL,
|
||||
/* 0x0240, */ 0x0000000000000000UL,
|
||||
/* 0x0248, */ 0x0000000000000000UL,
|
||||
/* 0x0250, */ 0x0000000000000000UL,
|
||||
/* 0x0258, */ 0x0000000000000000UL,
|
||||
/* 0x0260, */ 0x000C0C030000FFFFUL,
|
||||
/* 0x0268, */ 0x001410010000FFFFUL,
|
||||
/* 0x0270, */ 0x001404010000FFFFUL,
|
||||
/* 0x0278, */ 0x000C08020000FFFFUL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x001410010000FFFFUL,
|
||||
/* 0x0298, */ 0x001404010000FFFFUL,
|
||||
/* 0x02a0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02a8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02b0, */ 0x00140C010000FFFFUL,
|
||||
/* 0x02b8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02d8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02e0, */ 0x00140C010000FFFFUL,
|
||||
/* 0x02e8, */ 0x000C04010000FFFFUL,
|
||||
/* 0x02f0, */ 0x0000000000000000UL,
|
||||
/* 0x02f8, */ 0x0000000000000000UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0000000000000000UL,
|
||||
/* 0x0310, */ 0x0000000000000000UL,
|
||||
/* 0x0318, */ 0x0000000000000000UL,
|
||||
/* 0x0320, */ 0x0000000000000000UL,
|
||||
/* 0x0328, */ 0x0000000000000000UL,
|
||||
/* 0x0330, */ 0x0000000000000000UL,
|
||||
/* 0x0338, */ 0x0000000000000000UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0000000000000000UL,
|
||||
};
|
||||
|
||||
static uint64_t mstat_be[] = {
|
||||
/* 0x0000, */ 0x0012006005EFFC01UL,
|
||||
/* 0x0008, */ 0x0012006005EFFC01UL,
|
||||
/* 0x0010, */ 0x0012006005EFFC01UL,
|
||||
/* 0x0018, */ 0x0012006005EFFC01UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0012001005E0FC01UL,
|
||||
/* 0x0030, */ 0x0000000000000000UL,
|
||||
/* 0x0038, */ 0x0000000000000000UL,
|
||||
/* 0x0040, */ 0x0000000000000000UL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x0000000000000000UL,
|
||||
/* 0x0058, */ 0x0000000000000000UL,
|
||||
/* 0x0060, */ 0x0000000000000000UL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x0000000000000000UL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x0000000000000000UL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x0000000000000000UL,
|
||||
/* 0x00a8, */ 0x0000000000000000UL,
|
||||
/* 0x00b0, */ 0x0000000000000000UL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x0000000000000000UL,
|
||||
/* 0x00c8, */ 0x0000000000000000UL,
|
||||
/* 0x00d0, */ 0x0000000000000000UL,
|
||||
/* 0x00d8, */ 0x0000000000000000UL,
|
||||
/* 0x00e0, */ 0x0000000000000000UL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x0000000000000000UL,
|
||||
/* 0x00f8, */ 0x0000000000000000UL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x0000000000000000UL,
|
||||
/* 0x0118, */ 0x0000000000000000UL,
|
||||
/* 0x0120, */ 0x0000000000000000UL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x0000000000000000UL,
|
||||
/* 0x0140, */ 0x0000000000000000UL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0000000000000000UL,
|
||||
/* 0x0158, */ 0x0000000000000000UL,
|
||||
/* 0x0160, */ 0x0000000000000000UL,
|
||||
/* 0x0168, */ 0x0000000000000000UL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x0000000000000000UL,
|
||||
/* 0x0180, */ 0x0000000000000000UL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x0000000000000000UL,
|
||||
/* 0x0198, */ 0x0000000000000000UL,
|
||||
/* 0x01a0, */ 0x0000000000000000UL,
|
||||
/* 0x01a8, */ 0x0000000000000000UL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x0021006005EFFC01UL,
|
||||
/* 0x01c8, */ 0x0021006005EFFC01UL,
|
||||
/* 0x01d0, */ 0x0021006005EFFC01UL,
|
||||
/* 0x01d8, */ 0x0021006005EFFC01UL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x0000000000000000UL,
|
||||
/* 0x01f0, */ 0x0021001005E79401UL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x0000000000000000UL,
|
||||
/* 0x0210, */ 0x0021001005E79401UL,
|
||||
/* 0x0218, */ 0x0011001005E79401UL,
|
||||
/* 0x0220, */ 0x0011001005E79401UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0011001005E79401UL,
|
||||
/* 0x0238, */ 0x0011001005E79401UL,
|
||||
/* 0x0240, */ 0x0012001005E79401UL,
|
||||
/* 0x0248, */ 0x0011001005E79401UL,
|
||||
/* 0x0250, */ 0x0012001005E79401UL,
|
||||
/* 0x0258, */ 0x0011001005E79401UL,
|
||||
/* 0x0260, */ 0x0000000000000000UL,
|
||||
/* 0x0268, */ 0x0000000000000000UL,
|
||||
/* 0x0270, */ 0x0000000000000000UL,
|
||||
/* 0x0278, */ 0x0000000000000000UL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x0000000000000000UL,
|
||||
/* 0x0298, */ 0x0000000000000000UL,
|
||||
/* 0x02a0, */ 0x0000000000000000UL,
|
||||
/* 0x02a8, */ 0x0000000000000000UL,
|
||||
/* 0x02b0, */ 0x0000000000000000UL,
|
||||
/* 0x02b8, */ 0x0000000000000000UL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x0000000000000000UL,
|
||||
/* 0x02d8, */ 0x0000000000000000UL,
|
||||
/* 0x02e0, */ 0x0000000000000000UL,
|
||||
/* 0x02e8, */ 0x0000000000000000UL,
|
||||
/* 0x02f0, */ 0x0011006005EFFC01UL,
|
||||
/* 0x02f8, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0310, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0318, */ 0x0012001005E03401UL,
|
||||
/* 0x0320, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0328, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0330, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0338, */ 0x0011006005EFFC01UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0012001005E0FC01UL,
|
||||
};
|
||||
|
||||
#endif /* QOS_INIT_G2H_MSTAT390_H */
|
|
@ -0,0 +1,236 @@
|
|||
/*
|
||||
* Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef QOS_INIT_G2H_QOSWT195_H
|
||||
#define QOS_INIT_G2H_QOSWT195_H
|
||||
|
||||
static uint64_t qoswt_fix[] = {
|
||||
/* 0x0000, */ 0x0000000000000000UL,
|
||||
/* 0x0008, */ 0x0000000000000000UL,
|
||||
/* 0x0010, */ 0x0000000000000000UL,
|
||||
/* 0x0018, */ 0x0000000000000000UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0000000000000000UL,
|
||||
/* 0x0030, */ 0x001004040000C010UL,
|
||||
/* 0x0038, */ 0x001008070000C010UL,
|
||||
/* 0x0040, */ 0x001410070000FFF0UL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x0000000000000000UL,
|
||||
/* 0x0058, */ 0x0014100D0000C010UL,
|
||||
/* 0x0060, */ 0x0014100D0000C010UL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x0000000000000000UL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x001410070000FFF0UL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x0000000000000000UL,
|
||||
/* 0x00a8, */ 0x0000000000000000UL,
|
||||
/* 0x00b0, */ 0x0000000000000000UL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x0000000000000000UL,
|
||||
/* 0x00c8, */ 0x0000000000000000UL,
|
||||
/* 0x00d0, */ 0x0000000000000000UL,
|
||||
/* 0x00d8, */ 0x0000000000000000UL,
|
||||
/* 0x00e0, */ 0x0000000000000000UL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x0000000000000000UL,
|
||||
/* 0x00f8, */ 0x0000000000000000UL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x0000000000000000UL,
|
||||
/* 0x0118, */ 0x0000000000000000UL,
|
||||
/* 0x0120, */ 0x0000000000000000UL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x0000000000000000UL,
|
||||
/* 0x0140, */ 0x0000000000000000UL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0000000000000000UL,
|
||||
/* 0x0158, */ 0x0000000000000000UL,
|
||||
/* 0x0160, */ 0x0000000000000000UL,
|
||||
/* 0x0168, */ 0x0000000000000000UL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x0000000000000000UL,
|
||||
/* 0x0180, */ 0x0000000000000000UL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x0000000000000000UL,
|
||||
/* 0x0198, */ 0x0000000000000000UL,
|
||||
/* 0x01a0, */ 0x0000000000000000UL,
|
||||
/* 0x01a8, */ 0x0000000000000000UL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x0000000000000000UL,
|
||||
/* 0x01c8, */ 0x0000000000000000UL,
|
||||
/* 0x01d0, */ 0x0000000000000000UL,
|
||||
/* 0x01d8, */ 0x0000000000000000UL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x0000000000000000UL,
|
||||
/* 0x01f0, */ 0x0000000000000000UL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x0000000000000000UL,
|
||||
/* 0x0210, */ 0x0000000000000000UL,
|
||||
/* 0x0218, */ 0x0000000000000000UL,
|
||||
/* 0x0220, */ 0x0000000000000000UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0000000000000000UL,
|
||||
/* 0x0238, */ 0x0000000000000000UL,
|
||||
/* 0x0240, */ 0x0000000000000000UL,
|
||||
/* 0x0248, */ 0x0000000000000000UL,
|
||||
/* 0x0250, */ 0x0000000000000000UL,
|
||||
/* 0x0258, */ 0x0000000000000000UL,
|
||||
/* 0x0260, */ 0x000C08020000FFF0UL,
|
||||
/* 0x0268, */ 0x001408010000FFF0UL,
|
||||
/* 0x0270, */ 0x001404010000FFF0UL,
|
||||
/* 0x0278, */ 0x000C04010000FFF0UL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x001408010000FFF0UL,
|
||||
/* 0x0298, */ 0x001404010000FFF0UL,
|
||||
/* 0x02a0, */ 0x0000000000000000UL,
|
||||
/* 0x02a8, */ 0x0000000000000000UL,
|
||||
/* 0x02b0, */ 0x0000000000000000UL,
|
||||
/* 0x02b8, */ 0x0000000000000000UL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x0000000000000000UL,
|
||||
/* 0x02d8, */ 0x0000000000000000UL,
|
||||
/* 0x02e0, */ 0x0000000000000000UL,
|
||||
/* 0x02e8, */ 0x0000000000000000UL,
|
||||
/* 0x02f0, */ 0x0000000000000000UL,
|
||||
/* 0x02f8, */ 0x0000000000000000UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0000000000000000UL,
|
||||
/* 0x0310, */ 0x0000000000000000UL,
|
||||
/* 0x0318, */ 0x0000000000000000UL,
|
||||
/* 0x0320, */ 0x0000000000000000UL,
|
||||
/* 0x0328, */ 0x0000000000000000UL,
|
||||
/* 0x0330, */ 0x0000000000000000UL,
|
||||
/* 0x0338, */ 0x0000000000000000UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0000000000000000UL,
|
||||
};
|
||||
|
||||
static uint64_t qoswt_be[] = {
|
||||
/* 0x0000, */ 0x0000000000000000UL,
|
||||
/* 0x0008, */ 0x0000000000000000UL,
|
||||
/* 0x0010, */ 0x0000000000000000UL,
|
||||
/* 0x0018, */ 0x0000000000000000UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0000000000000000UL,
|
||||
/* 0x0030, */ 0x0000000000000000UL,
|
||||
/* 0x0038, */ 0x0000000000000000UL,
|
||||
/* 0x0040, */ 0x0000000000000000UL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x0000000000000000UL,
|
||||
/* 0x0058, */ 0x0000000000000000UL,
|
||||
/* 0x0060, */ 0x0000000000000000UL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x0000000000000000UL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x0000000000000000UL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x0000000000000000UL,
|
||||
/* 0x00a8, */ 0x0000000000000000UL,
|
||||
/* 0x00b0, */ 0x0000000000000000UL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x0000000000000000UL,
|
||||
/* 0x00c8, */ 0x0000000000000000UL,
|
||||
/* 0x00d0, */ 0x0000000000000000UL,
|
||||
/* 0x00d8, */ 0x0000000000000000UL,
|
||||
/* 0x00e0, */ 0x0000000000000000UL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x0000000000000000UL,
|
||||
/* 0x00f8, */ 0x0000000000000000UL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x0000000000000000UL,
|
||||
/* 0x0118, */ 0x0000000000000000UL,
|
||||
/* 0x0120, */ 0x0000000000000000UL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x0000000000000000UL,
|
||||
/* 0x0140, */ 0x0000000000000000UL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0000000000000000UL,
|
||||
/* 0x0158, */ 0x0000000000000000UL,
|
||||
/* 0x0160, */ 0x0000000000000000UL,
|
||||
/* 0x0168, */ 0x0000000000000000UL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x0000000000000000UL,
|
||||
/* 0x0180, */ 0x0000000000000000UL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x0000000000000000UL,
|
||||
/* 0x0198, */ 0x0000000000000000UL,
|
||||
/* 0x01a0, */ 0x0000000000000000UL,
|
||||
/* 0x01a8, */ 0x0000000000000000UL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x0000000000000000UL,
|
||||
/* 0x01c8, */ 0x0000000000000000UL,
|
||||
/* 0x01d0, */ 0x0000000000000000UL,
|
||||
/* 0x01d8, */ 0x0000000000000000UL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x0000000000000000UL,
|
||||
/* 0x01f0, */ 0x0000000000000000UL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x0000000000000000UL,
|
||||
/* 0x0210, */ 0x0000000000000000UL,
|
||||
/* 0x0218, */ 0x0000000000000000UL,
|
||||
/* 0x0220, */ 0x0000000000000000UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0000000000000000UL,
|
||||
/* 0x0238, */ 0x0000000000000000UL,
|
||||
/* 0x0240, */ 0x0000000000000000UL,
|
||||
/* 0x0248, */ 0x0000000000000000UL,
|
||||
/* 0x0250, */ 0x0000000000000000UL,
|
||||
/* 0x0258, */ 0x0000000000000000UL,
|
||||
/* 0x0260, */ 0x0000000000000000UL,
|
||||
/* 0x0268, */ 0x0000000000000000UL,
|
||||
/* 0x0270, */ 0x0000000000000000UL,
|
||||
/* 0x0278, */ 0x0000000000000000UL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x0000000000000000UL,
|
||||
/* 0x0298, */ 0x0000000000000000UL,
|
||||
/* 0x02a0, */ 0x0000000000000000UL,
|
||||
/* 0x02a8, */ 0x0000000000000000UL,
|
||||
/* 0x02b0, */ 0x0000000000000000UL,
|
||||
/* 0x02b8, */ 0x0000000000000000UL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x0000000000000000UL,
|
||||
/* 0x02d8, */ 0x0000000000000000UL,
|
||||
/* 0x02e0, */ 0x0000000000000000UL,
|
||||
/* 0x02e8, */ 0x0000000000000000UL,
|
||||
/* 0x02f0, */ 0x0000000000000000UL,
|
||||
/* 0x02f8, */ 0x0000000000000000UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0000000000000000UL,
|
||||
/* 0x0310, */ 0x0000000000000000UL,
|
||||
/* 0x0318, */ 0x0000000000000000UL,
|
||||
/* 0x0320, */ 0x0000000000000000UL,
|
||||
/* 0x0328, */ 0x0000000000000000UL,
|
||||
/* 0x0330, */ 0x0000000000000000UL,
|
||||
/* 0x0338, */ 0x0000000000000000UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0000000000000000UL,
|
||||
};
|
||||
|
||||
#endif /* QOS_INIT_G2H_QOSWT195_H */
|
|
@ -0,0 +1,236 @@
|
|||
/*
|
||||
* Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef QOS_INIT_G2H_QOSWT390_H
|
||||
#define QOS_INIT_G2H_QOSWT390_H
|
||||
|
||||
static uint64_t qoswt_fix[] = {
|
||||
/* 0x0000, */ 0x0000000000000000UL,
|
||||
/* 0x0008, */ 0x0000000000000000UL,
|
||||
/* 0x0010, */ 0x0000000000000000UL,
|
||||
/* 0x0018, */ 0x0000000000000000UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0000000000000000UL,
|
||||
/* 0x0030, */ 0x001008070000C010UL,
|
||||
/* 0x0038, */ 0x0010100D0000C010UL,
|
||||
/* 0x0040, */ 0x00141C0E0000FFF0UL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x0000000000000000UL,
|
||||
/* 0x0058, */ 0x00141C190000C010UL,
|
||||
/* 0x0060, */ 0x00141C190000C010UL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x0000000000000000UL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x00141C0E0000FFF0UL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x0000000000000000UL,
|
||||
/* 0x00a8, */ 0x0000000000000000UL,
|
||||
/* 0x00b0, */ 0x0000000000000000UL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x0000000000000000UL,
|
||||
/* 0x00c8, */ 0x0000000000000000UL,
|
||||
/* 0x00d0, */ 0x0000000000000000UL,
|
||||
/* 0x00d8, */ 0x0000000000000000UL,
|
||||
/* 0x00e0, */ 0x0000000000000000UL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x0000000000000000UL,
|
||||
/* 0x00f8, */ 0x0000000000000000UL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x0000000000000000UL,
|
||||
/* 0x0118, */ 0x0000000000000000UL,
|
||||
/* 0x0120, */ 0x0000000000000000UL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x0000000000000000UL,
|
||||
/* 0x0140, */ 0x0000000000000000UL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0000000000000000UL,
|
||||
/* 0x0158, */ 0x0000000000000000UL,
|
||||
/* 0x0160, */ 0x0000000000000000UL,
|
||||
/* 0x0168, */ 0x0000000000000000UL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x0000000000000000UL,
|
||||
/* 0x0180, */ 0x0000000000000000UL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x0000000000000000UL,
|
||||
/* 0x0198, */ 0x0000000000000000UL,
|
||||
/* 0x01a0, */ 0x0000000000000000UL,
|
||||
/* 0x01a8, */ 0x0000000000000000UL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x0000000000000000UL,
|
||||
/* 0x01c8, */ 0x0000000000000000UL,
|
||||
/* 0x01d0, */ 0x0000000000000000UL,
|
||||
/* 0x01d8, */ 0x0000000000000000UL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x0000000000000000UL,
|
||||
/* 0x01f0, */ 0x0000000000000000UL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x0000000000000000UL,
|
||||
/* 0x0210, */ 0x0000000000000000UL,
|
||||
/* 0x0218, */ 0x0000000000000000UL,
|
||||
/* 0x0220, */ 0x0000000000000000UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0000000000000000UL,
|
||||
/* 0x0238, */ 0x0000000000000000UL,
|
||||
/* 0x0240, */ 0x0000000000000000UL,
|
||||
/* 0x0248, */ 0x0000000000000000UL,
|
||||
/* 0x0250, */ 0x0000000000000000UL,
|
||||
/* 0x0258, */ 0x0000000000000000UL,
|
||||
/* 0x0260, */ 0x000C0C030000FFF0UL,
|
||||
/* 0x0268, */ 0x001410010000FFF0UL,
|
||||
/* 0x0270, */ 0x001404010000FFF0UL,
|
||||
/* 0x0278, */ 0x000C08020000FFF0UL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x001410010000FFF0UL,
|
||||
/* 0x0298, */ 0x001404010000FFF0UL,
|
||||
/* 0x02a0, */ 0x0000000000000000UL,
|
||||
/* 0x02a8, */ 0x0000000000000000UL,
|
||||
/* 0x02b0, */ 0x0000000000000000UL,
|
||||
/* 0x02b8, */ 0x0000000000000000UL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x0000000000000000UL,
|
||||
/* 0x02d8, */ 0x0000000000000000UL,
|
||||
/* 0x02e0, */ 0x0000000000000000UL,
|
||||
/* 0x02e8, */ 0x0000000000000000UL,
|
||||
/* 0x02f0, */ 0x0000000000000000UL,
|
||||
/* 0x02f8, */ 0x0000000000000000UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0000000000000000UL,
|
||||
/* 0x0310, */ 0x0000000000000000UL,
|
||||
/* 0x0318, */ 0x0000000000000000UL,
|
||||
/* 0x0320, */ 0x0000000000000000UL,
|
||||
/* 0x0328, */ 0x0000000000000000UL,
|
||||
/* 0x0330, */ 0x0000000000000000UL,
|
||||
/* 0x0338, */ 0x0000000000000000UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0000000000000000UL,
|
||||
};
|
||||
|
||||
static uint64_t qoswt_be[] = {
|
||||
/* 0x0000, */ 0x0000000000000000UL,
|
||||
/* 0x0008, */ 0x0000000000000000UL,
|
||||
/* 0x0010, */ 0x0000000000000000UL,
|
||||
/* 0x0018, */ 0x0000000000000000UL,
|
||||
/* 0x0020, */ 0x0000000000000000UL,
|
||||
/* 0x0028, */ 0x0000000000000000UL,
|
||||
/* 0x0030, */ 0x0000000000000000UL,
|
||||
/* 0x0038, */ 0x0000000000000000UL,
|
||||
/* 0x0040, */ 0x0000000000000000UL,
|
||||
/* 0x0048, */ 0x0000000000000000UL,
|
||||
/* 0x0050, */ 0x0000000000000000UL,
|
||||
/* 0x0058, */ 0x0000000000000000UL,
|
||||
/* 0x0060, */ 0x0000000000000000UL,
|
||||
/* 0x0068, */ 0x0000000000000000UL,
|
||||
/* 0x0070, */ 0x0000000000000000UL,
|
||||
/* 0x0078, */ 0x0000000000000000UL,
|
||||
/* 0x0080, */ 0x0000000000000000UL,
|
||||
/* 0x0088, */ 0x0000000000000000UL,
|
||||
/* 0x0090, */ 0x0000000000000000UL,
|
||||
/* 0x0098, */ 0x0000000000000000UL,
|
||||
/* 0x00a0, */ 0x0000000000000000UL,
|
||||
/* 0x00a8, */ 0x0000000000000000UL,
|
||||
/* 0x00b0, */ 0x0000000000000000UL,
|
||||
/* 0x00b8, */ 0x0000000000000000UL,
|
||||
/* 0x00c0, */ 0x0000000000000000UL,
|
||||
/* 0x00c8, */ 0x0000000000000000UL,
|
||||
/* 0x00d0, */ 0x0000000000000000UL,
|
||||
/* 0x00d8, */ 0x0000000000000000UL,
|
||||
/* 0x00e0, */ 0x0000000000000000UL,
|
||||
/* 0x00e8, */ 0x0000000000000000UL,
|
||||
/* 0x00f0, */ 0x0000000000000000UL,
|
||||
/* 0x00f8, */ 0x0000000000000000UL,
|
||||
/* 0x0100, */ 0x0000000000000000UL,
|
||||
/* 0x0108, */ 0x0000000000000000UL,
|
||||
/* 0x0110, */ 0x0000000000000000UL,
|
||||
/* 0x0118, */ 0x0000000000000000UL,
|
||||
/* 0x0120, */ 0x0000000000000000UL,
|
||||
/* 0x0128, */ 0x0000000000000000UL,
|
||||
/* 0x0130, */ 0x0000000000000000UL,
|
||||
/* 0x0138, */ 0x0000000000000000UL,
|
||||
/* 0x0140, */ 0x0000000000000000UL,
|
||||
/* 0x0148, */ 0x0000000000000000UL,
|
||||
/* 0x0150, */ 0x0000000000000000UL,
|
||||
/* 0x0158, */ 0x0000000000000000UL,
|
||||
/* 0x0160, */ 0x0000000000000000UL,
|
||||
/* 0x0168, */ 0x0000000000000000UL,
|
||||
/* 0x0170, */ 0x0000000000000000UL,
|
||||
/* 0x0178, */ 0x0000000000000000UL,
|
||||
/* 0x0180, */ 0x0000000000000000UL,
|
||||
/* 0x0188, */ 0x0000000000000000UL,
|
||||
/* 0x0190, */ 0x0000000000000000UL,
|
||||
/* 0x0198, */ 0x0000000000000000UL,
|
||||
/* 0x01a0, */ 0x0000000000000000UL,
|
||||
/* 0x01a8, */ 0x0000000000000000UL,
|
||||
/* 0x01b0, */ 0x0000000000000000UL,
|
||||
/* 0x01b8, */ 0x0000000000000000UL,
|
||||
/* 0x01c0, */ 0x0000000000000000UL,
|
||||
/* 0x01c8, */ 0x0000000000000000UL,
|
||||
/* 0x01d0, */ 0x0000000000000000UL,
|
||||
/* 0x01d8, */ 0x0000000000000000UL,
|
||||
/* 0x01e0, */ 0x0000000000000000UL,
|
||||
/* 0x01e8, */ 0x0000000000000000UL,
|
||||
/* 0x01f0, */ 0x0000000000000000UL,
|
||||
/* 0x01f8, */ 0x0000000000000000UL,
|
||||
/* 0x0200, */ 0x0000000000000000UL,
|
||||
/* 0x0208, */ 0x0000000000000000UL,
|
||||
/* 0x0210, */ 0x0000000000000000UL,
|
||||
/* 0x0218, */ 0x0000000000000000UL,
|
||||
/* 0x0220, */ 0x0000000000000000UL,
|
||||
/* 0x0228, */ 0x0000000000000000UL,
|
||||
/* 0x0230, */ 0x0000000000000000UL,
|
||||
/* 0x0238, */ 0x0000000000000000UL,
|
||||
/* 0x0240, */ 0x0000000000000000UL,
|
||||
/* 0x0248, */ 0x0000000000000000UL,
|
||||
/* 0x0250, */ 0x0000000000000000UL,
|
||||
/* 0x0258, */ 0x0000000000000000UL,
|
||||
/* 0x0260, */ 0x0000000000000000UL,
|
||||
/* 0x0268, */ 0x0000000000000000UL,
|
||||
/* 0x0270, */ 0x0000000000000000UL,
|
||||
/* 0x0278, */ 0x0000000000000000UL,
|
||||
/* 0x0280, */ 0x0000000000000000UL,
|
||||
/* 0x0288, */ 0x0000000000000000UL,
|
||||
/* 0x0290, */ 0x0000000000000000UL,
|
||||
/* 0x0298, */ 0x0000000000000000UL,
|
||||
/* 0x02a0, */ 0x0000000000000000UL,
|
||||
/* 0x02a8, */ 0x0000000000000000UL,
|
||||
/* 0x02b0, */ 0x0000000000000000UL,
|
||||
/* 0x02b8, */ 0x0000000000000000UL,
|
||||
/* 0x02c0, */ 0x0000000000000000UL,
|
||||
/* 0x02c8, */ 0x0000000000000000UL,
|
||||
/* 0x02d0, */ 0x0000000000000000UL,
|
||||
/* 0x02d8, */ 0x0000000000000000UL,
|
||||
/* 0x02e0, */ 0x0000000000000000UL,
|
||||
/* 0x02e8, */ 0x0000000000000000UL,
|
||||
/* 0x02f0, */ 0x0000000000000000UL,
|
||||
/* 0x02f8, */ 0x0000000000000000UL,
|
||||
/* 0x0300, */ 0x0000000000000000UL,
|
||||
/* 0x0308, */ 0x0000000000000000UL,
|
||||
/* 0x0310, */ 0x0000000000000000UL,
|
||||
/* 0x0318, */ 0x0000000000000000UL,
|
||||
/* 0x0320, */ 0x0000000000000000UL,
|
||||
/* 0x0328, */ 0x0000000000000000UL,
|
||||
/* 0x0330, */ 0x0000000000000000UL,
|
||||
/* 0x0338, */ 0x0000000000000000UL,
|
||||
/* 0x0340, */ 0x0000000000000000UL,
|
||||
/* 0x0348, */ 0x0000000000000000UL,
|
||||
/* 0x0350, */ 0x0000000000000000UL,
|
||||
/* 0x0358, */ 0x0000000000000000UL,
|
||||
/* 0x0360, */ 0x0000000000000000UL,
|
||||
/* 0x0368, */ 0x0000000000000000UL,
|
||||
};
|
||||
|
||||
#endif /* QOS_INIT_G2H_QOSWT390_H */
|
|
@ -0,0 +1,217 @@
|
|||
/*
|
||||
* Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#include <stdint.h>
|
||||
|
||||
#include <common/debug.h>
|
||||
#include <lib/mmio.h>
|
||||
|
||||
#include "qos_init_g2h_v30.h"
|
||||
#include "../qos_common.h"
|
||||
#include "../qos_reg.h"
|
||||
|
||||
#define RCAR_QOS_VERSION "rev.0.07"
|
||||
|
||||
#define QOSWT_TIME_BANK0 20000000U /* unit:ns */
|
||||
#define QOSWT_WTEN_ENABLE 0x1U
|
||||
|
||||
#define QOSCTRL_REF_ARS_ARBSTOPCYCLE_G2H (SL_INIT_SSLOTCLK_G2H - 0x5U)
|
||||
|
||||
#define OSWT_WTREF_SLOT0_EN_REQ1_SLOT 3U
|
||||
#define OSWT_WTREF_SLOT0_EN_REQ2_SLOT 9U
|
||||
#define QOSWT_WTREF_SLOT0_EN ((0x1U << OSWT_WTREF_SLOT0_EN_REQ1_SLOT) | \
|
||||
(0x1U << OSWT_WTREF_SLOT0_EN_REQ2_SLOT))
|
||||
#define QOSWT_WTREF_SLOT1_EN ((0x1U << OSWT_WTREF_SLOT0_EN_REQ1_SLOT) | \
|
||||
(0x1U << OSWT_WTREF_SLOT0_EN_REQ2_SLOT))
|
||||
|
||||
#define QOSWT_WTSET0_REQ_SSLOT0 5U
|
||||
#define WT_BASE_SUB_SLOT_NUM0 12U
|
||||
#define QOSWT_WTSET0_PERIOD0_G2H ((QOSWT_TIME_BANK0 / QOSWT_WTSET0_CYCLE_G2H) - 1U)
|
||||
#define QOSWT_WTSET0_SSLOT0 (QOSWT_WTSET0_REQ_SSLOT0 - 1U)
|
||||
#define QOSWT_WTSET0_SLOTSLOT0 (WT_BASE_SUB_SLOT_NUM0 - 1U)
|
||||
|
||||
#define QOSWT_WTSET1_PERIOD1_G2H (QOSWT_WTSET0_PERIOD0_G2H)
|
||||
#define QOSWT_WTSET1_SSLOT1 (QOSWT_WTSET0_SSLOT0)
|
||||
#define QOSWT_WTSET1_SLOTSLOT1 (QOSWT_WTSET0_SLOTSLOT0)
|
||||
|
||||
#if RCAR_QOS_TYPE == RCAR_QOS_TYPE_DEFAULT
|
||||
#if RCAR_REF_INT == RCAR_REF_DEFAULT
|
||||
#include "qos_init_g2h_mstat195.h"
|
||||
#else
|
||||
#include "qos_init_g2h_mstat390.h"
|
||||
#endif /* RCAR_REF_INT == RCAR_REF_DEFAULT */
|
||||
#if RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE
|
||||
#if RCAR_REF_INT == RCAR_REF_DEFAULT
|
||||
#include "qos_init_g2h_qoswt195.h"
|
||||
#else
|
||||
#include "qos_init_g2h_qoswt390.h"
|
||||
#endif /* RCAR_REF_INT == RCAR_REF_DEFAULT */
|
||||
#endif /* RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE */
|
||||
#endif /* RCAR_QOS_TYPE == RCAR_QOS_TYPE_DEFAULT */
|
||||
|
||||
static const struct rcar_gen3_dbsc_qos_settings g2h_v30_qos[] = {
|
||||
/* BUFCAM settings */
|
||||
{ DBSC_DBCAM0CNF1, 0x00043218U },
|
||||
{ DBSC_DBCAM0CNF2, 0x000000F4U },
|
||||
{ DBSC_DBCAM0CNF3, 0x00000000U },
|
||||
{ DBSC_DBSCHCNT0, 0x000F0037U },
|
||||
{ DBSC_DBSCHSZ0, 0x00000001U },
|
||||
{ DBSC_DBSCHRW0, 0x22421111U },
|
||||
|
||||
/* DDR3 */
|
||||
{ DBSC_SCFCTST2, 0x012F1123U },
|
||||
|
||||
/* QoS Settings */
|
||||
{ DBSC_DBSCHQOS00, 0x00000F00U },
|
||||
{ DBSC_DBSCHQOS01, 0x00000B00U },
|
||||
{ DBSC_DBSCHQOS02, 0x00000000U },
|
||||
{ DBSC_DBSCHQOS03, 0x00000000U },
|
||||
{ DBSC_DBSCHQOS40, 0x00000300U },
|
||||
{ DBSC_DBSCHQOS41, 0x000002F0U },
|
||||
{ DBSC_DBSCHQOS42, 0x00000200U },
|
||||
{ DBSC_DBSCHQOS43, 0x00000100U },
|
||||
{ DBSC_DBSCHQOS90, 0x00000100U },
|
||||
{ DBSC_DBSCHQOS91, 0x000000F0U },
|
||||
{ DBSC_DBSCHQOS92, 0x000000A0U },
|
||||
{ DBSC_DBSCHQOS93, 0x00000040U },
|
||||
{ DBSC_DBSCHQOS120, 0x00000040U },
|
||||
{ DBSC_DBSCHQOS121, 0x00000030U },
|
||||
{ DBSC_DBSCHQOS122, 0x00000020U },
|
||||
{ DBSC_DBSCHQOS123, 0x00000010U },
|
||||
{ DBSC_DBSCHQOS130, 0x00000100U },
|
||||
{ DBSC_DBSCHQOS131, 0x000000F0U },
|
||||
{ DBSC_DBSCHQOS132, 0x000000A0U },
|
||||
{ DBSC_DBSCHQOS133, 0x00000040U },
|
||||
{ DBSC_DBSCHQOS140, 0x000000C0U },
|
||||
{ DBSC_DBSCHQOS141, 0x000000B0U },
|
||||
{ DBSC_DBSCHQOS142, 0x00000080U },
|
||||
{ DBSC_DBSCHQOS143, 0x00000040U },
|
||||
{ DBSC_DBSCHQOS150, 0x00000040U },
|
||||
{ DBSC_DBSCHQOS151, 0x00000030U },
|
||||
{ DBSC_DBSCHQOS152, 0x00000020U },
|
||||
{ DBSC_DBSCHQOS153, 0x00000010U },
|
||||
};
|
||||
|
||||
void qos_init_g2h_v30(void)
|
||||
{
|
||||
unsigned int split_area;
|
||||
|
||||
rzg_qos_dbsc_setting(g2h_v30_qos, ARRAY_SIZE(g2h_v30_qos), true);
|
||||
|
||||
/* use 1(2GB) for RCAR_DRAM_LPDDR4_MEMCONF for G2H */
|
||||
split_area = 0x1CU;
|
||||
|
||||
/* DRAM split address mapping */
|
||||
#if (RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_4CH)
|
||||
#if RCAR_LSI == RZ_G2H
|
||||
#error "Don't set DRAM Split 4ch(G2H)"
|
||||
#else /* RCAR_LSI == RZ_G2H */
|
||||
ERROR("DRAM split 4ch not supported.(G2H)");
|
||||
panic();
|
||||
#endif /* RCAR_LSI == RZ_G2H */
|
||||
#elif (RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_2CH) || \
|
||||
(RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_AUTO)
|
||||
NOTICE("BL2: DRAM Split is 2ch(DDR %x)\n", (int)qos_init_ddr_phyvalid);
|
||||
|
||||
mmio_write_32(AXI_ADSPLCR0, ADSPLCR0_AREA(split_area));
|
||||
mmio_write_32(AXI_ADSPLCR1, ADSPLCR0_ADRMODE_DEFAULT |
|
||||
ADSPLCR0_SPLITSEL(0xFFU) | ADSPLCR0_AREA(split_area) |
|
||||
ADSPLCR0_SWP);
|
||||
mmio_write_32(AXI_ADSPLCR2, 0x00001004U);
|
||||
mmio_write_32(AXI_ADSPLCR3, 0x00000000U);
|
||||
#else /* RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_4CH */
|
||||
mmio_write_32(AXI_ADSPLCR0, ADSPLCR0_AREA(split_area));
|
||||
NOTICE("BL2: DRAM Split is OFF(DDR %x)\n", (int)qos_init_ddr_phyvalid);
|
||||
#endif /* RCAR_DRAM_SPLIT == RCAR_DRAM_SPLIT_4CH */
|
||||
|
||||
#if !(RCAR_QOS_TYPE == RCAR_QOS_NONE)
|
||||
#if RCAR_QOS_TYPE == RCAR_QOS_TYPE_DEFAULT
|
||||
NOTICE("BL2: QoS is default setting(%s)\n", RCAR_QOS_VERSION);
|
||||
#endif
|
||||
|
||||
#if RCAR_REF_INT == RCAR_REF_DEFAULT
|
||||
NOTICE("BL2: DRAM refresh interval 1.95 usec\n");
|
||||
#else
|
||||
NOTICE("BL2: DRAM refresh interval 3.9 usec\n");
|
||||
#endif
|
||||
|
||||
#if RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE
|
||||
NOTICE("BL2: Periodic Write DQ Training\n");
|
||||
#endif /* RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE */
|
||||
|
||||
mmio_write_32(QOSCTRL_RAS, 0x00000044U);
|
||||
mmio_write_64(QOSCTRL_DANN, 0x0404020002020201UL);
|
||||
mmio_write_32(QOSCTRL_DANT, 0x0020100AU);
|
||||
mmio_write_32(QOSCTRL_FSS, 0x0000000AU);
|
||||
mmio_write_32(QOSCTRL_INSFC, 0x06330001U);
|
||||
mmio_write_32(QOSCTRL_RACNT0, 0x00010003U);
|
||||
|
||||
/* GPU Boost Mode */
|
||||
mmio_write_32(QOSCTRL_STATGEN0, 0x00000001U);
|
||||
|
||||
mmio_write_32(QOSCTRL_SL_INIT, SL_INIT_REFFSSLOT |
|
||||
SL_INIT_SLOTSSLOT | SL_INIT_SSLOTCLK_G2H);
|
||||
mmio_write_32(QOSCTRL_REF_ARS, ((QOSCTRL_REF_ARS_ARBSTOPCYCLE_G2H << 16)));
|
||||
|
||||
uint32_t i;
|
||||
|
||||
for (i = 0U; i < ARRAY_SIZE(mstat_fix); i++) {
|
||||
mmio_write_64(QOSBW_FIX_QOS_BANK0 + i * 8U, mstat_fix[i]);
|
||||
mmio_write_64(QOSBW_FIX_QOS_BANK1 + i * 8U, mstat_fix[i]);
|
||||
}
|
||||
for (i = 0U; i < ARRAY_SIZE(mstat_be); i++) {
|
||||
mmio_write_64(QOSBW_BE_QOS_BANK0 + i * 8U, mstat_be[i]);
|
||||
mmio_write_64(QOSBW_BE_QOS_BANK1 + i * 8U, mstat_be[i]);
|
||||
}
|
||||
#if RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE
|
||||
for (i = 0U; i < ARRAY_SIZE(qoswt_fix); i++) {
|
||||
mmio_write_64(QOSWT_FIX_WTQOS_BANK0 + i * 8U, qoswt_fix[i]);
|
||||
mmio_write_64(QOSWT_FIX_WTQOS_BANK1 + i * 8U, qoswt_fix[i]);
|
||||
}
|
||||
for (i = 0U; i < ARRAY_SIZE(qoswt_be); i++) {
|
||||
mmio_write_64(QOSWT_BE_WTQOS_BANK0 + i * 8U, qoswt_be[i]);
|
||||
mmio_write_64(QOSWT_BE_WTQOS_BANK1 + i * 8U, qoswt_be[i]);
|
||||
}
|
||||
#endif /* RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE */
|
||||
|
||||
/* AXI setting */
|
||||
mmio_write_32(AXI_MMCR, 0x00010008U);
|
||||
mmio_write_32(AXI_TR3CR, 0x00010000U);
|
||||
mmio_write_32(AXI_TR4CR, 0x00010000U);
|
||||
|
||||
/* RT bus Leaf setting */
|
||||
mmio_write_32(RT_ACT0, 0x00000000U);
|
||||
mmio_write_32(RT_ACT1, 0x00000000U);
|
||||
|
||||
/* CCI bus Leaf setting */
|
||||
mmio_write_32(CPU_ACT0, 0x00000003U);
|
||||
mmio_write_32(CPU_ACT1, 0x00000003U);
|
||||
mmio_write_32(CPU_ACT2, 0x00000003U);
|
||||
mmio_write_32(CPU_ACT3, 0x00000003U);
|
||||
|
||||
mmio_write_32(QOSCTRL_RAEN, 0x00000001U);
|
||||
|
||||
#if RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE
|
||||
/* re-write training setting */
|
||||
mmio_write_32(QOSWT_WTREF,
|
||||
((QOSWT_WTREF_SLOT1_EN << 16) | QOSWT_WTREF_SLOT0_EN));
|
||||
mmio_write_32(QOSWT_WTSET0,
|
||||
((QOSWT_WTSET0_PERIOD0_G2H << 16) |
|
||||
(QOSWT_WTSET0_SSLOT0 << 8) | QOSWT_WTSET0_SLOTSLOT0));
|
||||
mmio_write_32(QOSWT_WTSET1,
|
||||
((QOSWT_WTSET1_PERIOD1_G2H << 16) |
|
||||
(QOSWT_WTSET1_SSLOT1 << 8) | QOSWT_WTSET1_SLOTSLOT1));
|
||||
|
||||
mmio_write_32(QOSWT_WTEN, QOSWT_WTEN_ENABLE);
|
||||
#endif /* RCAR_REWT_TRAINING != RCAR_REWT_TRAINING_DISABLE */
|
||||
|
||||
mmio_write_32(QOSCTRL_STATQC, 0x00000001U);
|
||||
#else
|
||||
NOTICE("BL2: QoS is None\n");
|
||||
|
||||
mmio_write_32(QOSCTRL_RAEN, 0x00000001U);
|
||||
#endif /* !(RCAR_QOS_TYPE == RCAR_QOS_NONE) */
|
||||
}
|
|
@ -0,0 +1,12 @@
|
|||
/*
|
||||
* Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*/
|
||||
|
||||
#ifndef QOS_INIT_G2H_V30_H
|
||||
#define QOS_INIT_G2H_V30_H
|
||||
|
||||
void qos_init_g2h_v30(void);
|
||||
|
||||
#endif /* QOS_INIT_G2H_V30_H */
|
|
@ -1,10 +1,11 @@
|
|||
#
|
||||
# Copyright (c) 2020, Renesas Electronics Corporation. All rights reserved.
|
||||
# Copyright (c) 2020-2021, Renesas Electronics Corporation. All rights reserved.
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
|
||||
ifeq (${RCAR_LSI},${RCAR_AUTO})
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2H/qos_init_g2h_v30.c
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2M/qos_init_g2m_v10.c
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2M/qos_init_g2m_v11.c
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2M/qos_init_g2m_v30.c
|
||||
|
@ -14,6 +15,9 @@ else ifeq (${RCAR_LSI_CUT_COMPAT},1)
|
|||
BL2_SOURCES += drivers/renesas/rzg/qos/G2M/qos_init_g2m_v11.c
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2M/qos_init_g2m_v30.c
|
||||
endif
|
||||
ifeq (${RCAR_LSI},${RZ_G2H})
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2H/qos_init_g2h_v30.c
|
||||
endif
|
||||
else
|
||||
ifeq (${RCAR_LSI},${RZ_G2M})
|
||||
ifeq (${LSI_CUT},10)
|
||||
|
@ -29,6 +33,9 @@ else
|
|||
BL2_SOURCES += drivers/renesas/rzg/qos/G2M/qos_init_g2m_v30.c
|
||||
endif
|
||||
endif
|
||||
ifeq (${RCAR_LSI},${RZ_G2H})
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/G2H/qos_init_g2h_v30.c
|
||||
endif
|
||||
endif
|
||||
|
||||
BL2_SOURCES += drivers/renesas/rzg/qos/qos_init.c
|
||||
|
|
|
@ -37,6 +37,19 @@
|
|||
((SUB_SLOT_CYCLE_G2M_30 * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
|
||||
#endif
|
||||
|
||||
#if (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2H)
|
||||
/* define used for G2H */
|
||||
#if (RCAR_REF_INT == RCAR_REF_DEFAULT) /* REF 1.95usec */
|
||||
#define SUB_SLOT_CYCLE_G2H 0x7EU /* 126 */
|
||||
#else /* REF 3.9usec */
|
||||
#define SUB_SLOT_CYCLE_G2H 0xFCU /* 252 */
|
||||
#endif /* (RCAR_REF_INT == RCAR_REF_DEFAULT) */
|
||||
|
||||
#define SL_INIT_SSLOTCLK_G2H (SUB_SLOT_CYCLE_G2H - 1U)
|
||||
#define QOSWT_WTSET0_CYCLE_G2H /* unit:ns */ \
|
||||
((SUB_SLOT_CYCLE_G2H * BASE_SUB_SLOT_NUM * 1000U) / OPERATING_FREQ)
|
||||
#endif
|
||||
|
||||
#define OPERATING_FREQ 400U /* MHz */
|
||||
#define BASE_SUB_SLOT_NUM 0x6U
|
||||
#define SUB_SLOT_CYCLE 0x7EU /* 126 */
|
||||
|
|
|
@ -10,6 +10,7 @@
|
|||
#include <lib/mmio.h>
|
||||
|
||||
#if RCAR_LSI == RCAR_AUTO
|
||||
#include "G2H/qos_init_g2h_v30.h"
|
||||
#include "G2M/qos_init_g2m_v10.h"
|
||||
#include "G2M/qos_init_g2m_v11.h"
|
||||
#include "G2M/qos_init_g2m_v30.h"
|
||||
|
@ -19,6 +20,9 @@
|
|||
#include "G2M/qos_init_g2m_v11.h"
|
||||
#include "G2M/qos_init_g2m_v30.h"
|
||||
#endif /* RCAR_LSI == RZ_G2M */
|
||||
#if RCAR_LSI == RZ_G2H
|
||||
#include "G2H/qos_init_g2h_v30.h"
|
||||
#endif /* RCAR_LSI == RZ_G2H */
|
||||
#include "qos_common.h"
|
||||
#include "qos_init.h"
|
||||
#include "qos_reg.h"
|
||||
|
@ -76,6 +80,18 @@ void rzg_qos_init(void)
|
|||
PRR_PRODUCT_ERR(reg);
|
||||
#endif /* (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2M) */
|
||||
break;
|
||||
case PRR_PRODUCT_H3:
|
||||
#if (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2H)
|
||||
switch (reg & PRR_CUT_MASK) {
|
||||
case PRR_PRODUCT_30:
|
||||
default:
|
||||
qos_init_g2h_v30();
|
||||
break;
|
||||
}
|
||||
#else
|
||||
PRR_PRODUCT_ERR(reg);
|
||||
#endif /* (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2H) */
|
||||
break;
|
||||
default:
|
||||
PRR_PRODUCT_ERR(reg);
|
||||
break;
|
||||
|
@ -111,6 +127,12 @@ void rzg_qos_init(void)
|
|||
}
|
||||
qos_init_g2m_v30();
|
||||
#endif /* RCAR_LSI_CUT == RCAR_CUT_10 */
|
||||
#elif (RCAR_LSI == RZ_G2H)
|
||||
/* G2H Cut 30 or later */
|
||||
if ((reg & PRR_PRODUCT_MASK) != PRR_PRODUCT_H3) {
|
||||
PRR_PRODUCT_ERR(reg);
|
||||
}
|
||||
qos_init_g2h_v30();
|
||||
#else /* (RCAR_LSI == RZ_G2M) */
|
||||
#error "Don't have QoS initialize routine(Unknown chip)."
|
||||
#endif /* (RCAR_LSI == RZ_G2M) */
|
||||
|
@ -140,6 +162,16 @@ uint32_t get_refperiod(void)
|
|||
}
|
||||
break;
|
||||
#endif /* (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2M) */
|
||||
#if (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2H)
|
||||
case PRR_PRODUCT_H3:
|
||||
switch (reg & PRR_CUT_MASK) {
|
||||
case PRR_PRODUCT_30:
|
||||
default:
|
||||
refperiod = REFPERIOD_CYCLE;
|
||||
break;
|
||||
}
|
||||
break;
|
||||
#endif /* (RCAR_LSI == RCAR_AUTO) || (RCAR_LSI == RZ_G2H) */
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
@ -150,6 +182,9 @@ uint32_t get_refperiod(void)
|
|||
/* G2M Cut 11|13|30 or later */
|
||||
refperiod = REFPERIOD_CYCLE;
|
||||
#endif /* RCAR_LSI_CUT == RCAR_CUT_10 */
|
||||
#elif RCAR_LSI == RZ_G2H
|
||||
/* G2H Cut 30 or later */
|
||||
refperiod = REFPERIOD_CYCLE;
|
||||
#endif /* RCAR_LSI == RCAR_AUTO || RCAR_LSI_CUT_COMPAT */
|
||||
return refperiod;
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue