andrius
/
arm-trusted-firmware
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Optimize barrier usage during Cortex-A57 power down 

This the patch replaces the DSB SY with DSB ISH
after disabling L2 prefetches during the Cortex-A57
power down sequence.

Change-Id: I048d12d830c1b974b161224eff079fb9f8ecf52d
This commit is contained in:
Soby Mathew 2014-09-22 12:15:26 +01:00
parent 7395a725ae
commit b1a9631d81
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/cpus/aarch64/cortex_a57.S
View File

@ -57,7 +57,7 @@ func cortex_a57_disable_l2_prefetch
bic x0, x0, x1
msr CPUECTLR_EL1, x0
isb
dsb sy
dsb ish
ret
/* ---------------------------------------------