nxp: adding gic apis for nxp soc
GIC api used by NXP SoC is based on: - arm provided drivers: /drivers/arm/gic Signed-off-by: Pankaj Gupta <pankaj.gupta@nxp.com> Change-Id: If3d470256e5bd078614f191e56062c4fbd97f8bd
This commit is contained in:
Pankaj Gupta
parent
e3e48b5c38
commit
b53334dac4
|
|
@ -0,0 +1,46 @@
|
|||
# Copyright 2021 NXP
|
||||
#
|
||||
# SPDX-License-Identifier: BSD-3-Clause
|
||||
#
|
||||
#
|
||||
#------------------------------------------------------------------------------
|
||||
#
|
||||
# Select the GIC files
|
||||
#
|
||||
# -----------------------------------------------------------------------------
|
||||
|
||||
ifeq (${ADD_GIC},)
|
||||
ADD_GIC := 1
|
||||
ifeq ($(GIC), GIC400)
|
||||
include drivers/arm/gic/v2/gicv2.mk
|
||||
GIC_SOURCES += ${GICV2_SOURCES}
|
||||
GIC_SOURCES += ${PLAT_DRIVERS_PATH}/gic/ls_gicv2.c \
|
||||
plat/common/plat_gicv2.c
|
||||
|
||||
PLAT_INCLUDES += -I${PLAT_DRIVERS_PATH}/gic/include/gicv2
|
||||
else
|
||||
ifeq ($(GIC), GIC500)
|
||||
include drivers/arm/gic/v3/gicv3.mk
|
||||
GIC_SOURCES += ${GICV3_SOURCES}
|
||||
GIC_SOURCES += ${PLAT_DRIVERS_PATH}/gic/ls_gicv3.c \
|
||||
plat/common/plat_gicv3.c
|
||||
|
||||
PLAT_INCLUDES += -I${PLAT_DRIVERS_PATH}/gic/include/gicv3
|
||||
else
|
||||
$(error -> GIC type not set!)
|
||||
endif
|
||||
endif
|
||||
|
||||
ifeq (${BL_COMM_GIC_NEEDED},yes)
|
||||
BL_COMMON_SOURCES += ${GIC_SOURCES}
|
||||
else
|
||||
ifeq (${BL2_GIC_NEEDED},yes)
|
||||
BL2_SOURCES += ${GIC_SOURCES}
|
||||
endif
|
||||
ifeq (${BL31_GIC_NEEDED},yes)
|
||||
BL31_SOURCES += ${GIC_SOURCES}
|
||||
endif
|
||||
endif
|
||||
endif
|
||||
|
||||
# -----------------------------------------------------------------------------
|
||||
|
|
@ -0,0 +1,72 @@
|
|||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef PLAT_GICV2_H
|
||||
#define PLAT_GICV2_H
|
||||
|
||||
#include <drivers/arm/gicv2.h>
|
||||
|
||||
/* register offsets */
|
||||
#define GICD_CTLR_OFFSET 0x0
|
||||
#define GICD_CPENDSGIR3_OFFSET 0xF1C
|
||||
#define GICD_SPENDSGIR3_OFFSET 0xF2C
|
||||
#define GICD_SGIR_OFFSET 0xF00
|
||||
#define GICD_IGROUPR0_OFFSET 0x080
|
||||
#define GICD_TYPER_OFFSET 0x0004
|
||||
#define GICD_ISENABLER0_OFFSET 0x0100
|
||||
#define GICD_ICENABLER0_OFFSET 0x0180
|
||||
#define GICD_IPRIORITYR3_OFFSET 0x040C
|
||||
#define GICD_ISENABLERn_OFFSET 0x0100
|
||||
#define GICD_ISACTIVER0_OFFSET 0x300
|
||||
|
||||
#define GICC_CTLR_OFFSET 0x0
|
||||
#define GICC_PMR_OFFSET 0x0004
|
||||
#define GICC_IAR_OFFSET 0x000C
|
||||
#define GICC_DIR_OFFSET 0x1000
|
||||
#define GICC_EOIR_OFFSET 0x0010
|
||||
|
||||
/* bitfield masks */
|
||||
#define GICC_CTLR_EN_GRP0 0x1
|
||||
#define GICC_CTLR_EN_GRP1 0x2
|
||||
#define GICC_CTLR_EOImodeS_MASK 0x200
|
||||
#define GICC_CTLR_DIS_BYPASS 0x60
|
||||
#define GICC_CTLR_CBPR_MASK 0x10
|
||||
#define GICC_CTLR_FIQ_EN_MASK 0x8
|
||||
#define GICC_CTLR_ACKCTL_MASK 0x4
|
||||
#define GICC_PMR_FILTER 0xFF
|
||||
|
||||
#define GICD_CTLR_EN_GRP0 0x1
|
||||
#define GICD_CTLR_EN_GRP1 0x2
|
||||
#define GICD_IGROUP0_SGI15 0x8000
|
||||
#define GICD_ISENABLE0_SGI15 0x8000
|
||||
#define GICD_ICENABLE0_SGI15 0x8000
|
||||
#define GICD_ISACTIVER0_SGI15 0x8000
|
||||
#define GICD_CPENDSGIR_CLR_MASK 0xFF000000
|
||||
#define GICD_IPRIORITY_SGI15_MASK 0xFF000000
|
||||
#define GICD_SPENDSGIR3_SGI15_MASK 0xFF000000
|
||||
#define GICD_SPENDSGIR3_SGI15_OFFSET 0x18
|
||||
|
||||
#ifndef __ASSEMBLER__
|
||||
|
||||
/* GIC common API's */
|
||||
void plat_ls_gic_driver_init(const uintptr_t nxp_gicd_addr,
|
||||
const uintptr_t nxp_gicc_addr,
|
||||
uint8_t plat_core_count,
|
||||
interrupt_prop_t *ls_interrupt_props,
|
||||
uint8_t ls_interrupt_prop_count,
|
||||
uint32_t *target_mask_array);
|
||||
void plat_ls_gic_init(void);
|
||||
void plat_ls_gic_cpuif_enable(void);
|
||||
void plat_ls_gic_cpuif_disable(void);
|
||||
void plat_ls_gic_redistif_on(void);
|
||||
void plat_ls_gic_redistif_off(void);
|
||||
void plat_gic_pcpu_init(void);
|
||||
/* GIC utility functions */
|
||||
void get_gic_offset(uint32_t *gicc_base, uint32_t *gicd_base);
|
||||
#endif
|
||||
|
||||
#endif /* PLAT_GICV2_H */
|
||||
|
|
@ -0,0 +1,114 @@
|
|||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*
|
||||
*/
|
||||
|
||||
#ifndef PLAT_GICV3_H
|
||||
#define PLAT_GICV3_H
|
||||
|
||||
#include <drivers/arm/gicv3.h>
|
||||
|
||||
/* offset between redistributors */
|
||||
#define GIC_RD_OFFSET 0x00020000
|
||||
/* offset between SGI's */
|
||||
#define GIC_SGI_OFFSET 0x00020000
|
||||
/* offset from rd base to sgi base */
|
||||
#define GIC_RD_2_SGI_OFFSET 0x00010000
|
||||
|
||||
/* register offsets */
|
||||
#define GICD_CTLR_OFFSET 0x0
|
||||
#define GICD_CLR_SPI_SR 0x58
|
||||
#define GICD_IGROUPR_2 0x88
|
||||
#define GICD_ISENABLER_2 0x108
|
||||
#define GICD_ICENABLER_2 0x188
|
||||
#define GICD_ICPENDR_2 0x288
|
||||
#define GICD_ICACTIVER_2 0x388
|
||||
#define GICD_IPRIORITYR_22 0x458
|
||||
#define GICD_ICFGR_5 0xC14
|
||||
#define GICD_IGRPMODR_2 0xD08
|
||||
|
||||
#define GICD_IROUTER60_OFFSET 0x61e0
|
||||
#define GICD_IROUTER76_OFFSET 0x6260
|
||||
#define GICD_IROUTER89_OFFSET 0x62C8
|
||||
#define GICD_IROUTER112_OFFSET 0x6380
|
||||
#define GICD_IROUTER113_OFFSET 0x6388
|
||||
|
||||
#define GICR_ICENABLER0_OFFSET 0x180
|
||||
#define GICR_CTLR_OFFSET 0x0
|
||||
#define GICR_IGROUPR0_OFFSET 0x80
|
||||
#define GICR_IGRPMODR0_OFFSET 0xD00
|
||||
#define GICR_IPRIORITYR3_OFFSET 0x40C
|
||||
#define GICR_ICPENDR0_OFFSET 0x280
|
||||
#define GICR_ISENABLER0_OFFSET 0x100
|
||||
#define GICR_TYPER_OFFSET 0x8
|
||||
#define GICR_WAKER_OFFSET 0x14
|
||||
#define GICR_ICACTIVER0_OFFSET 0x380
|
||||
#define GICR_ICFGR0_OFFSET 0xC00
|
||||
|
||||
/* bitfield masks */
|
||||
#define GICD_CTLR_EN_GRP_MASK 0x7
|
||||
#define GICD_CTLR_EN_GRP_1NS 0x2
|
||||
#define GICD_CTLR_EN_GRP_1S 0x4
|
||||
#define GICD_CTLR_EN_GRP_0 0x1
|
||||
#define GICD_CTLR_ARE_S_MASK 0x10
|
||||
#define GICD_CTLR_RWP 0x80000000
|
||||
|
||||
#define GICR_ICENABLER0_SGI15 0x00008000
|
||||
#define GICR_CTLR_RWP 0x8
|
||||
#define GICR_CTLR_DPG0_MASK 0x2000000
|
||||
#define GICR_IGROUPR0_SGI15 0x00008000
|
||||
#define GICR_IGRPMODR0_SGI15 0x00008000
|
||||
#define GICR_ISENABLER0_SGI15 0x00008000
|
||||
#define GICR_IPRIORITYR3_SGI15_MASK 0xFF000000
|
||||
#define GICR_ICPENDR0_SGI15 0x8000
|
||||
|
||||
#define GIC_SPI_89_MASK 0x02000000
|
||||
#define GIC_SPI89_PRIORITY_MASK 0xFF00
|
||||
#define GIC_IRM_SPI89 0x80000000
|
||||
|
||||
#define GICD_IROUTER_VALUE 0x100
|
||||
#define GICR_WAKER_SLEEP_BIT 0x2
|
||||
#define GICR_WAKER_ASLEEP (1 << 2 | 1 << 1)
|
||||
|
||||
#define ICC_SRE_EL3_SRE 0x1
|
||||
#define ICC_IGRPEN0_EL1_EN 0x1
|
||||
#define ICC_CTLR_EL3_CBPR_EL1S 0x1
|
||||
#define ICC_CTLR_EL3_RM 0x20
|
||||
#define ICC_CTLR_EL3_EOIMODE_EL3 0x4
|
||||
#define ICC_CTLR_EL3_PMHE 0x40
|
||||
#define ICC_PMR_EL1_P_FILTER 0xFF
|
||||
#define ICC_IAR0_EL1_SGI15 0xF
|
||||
#define ICC_SGI0R_EL1_INTID 0x0F000000
|
||||
#define ICC_IAR0_INTID_SPI_89 0x59
|
||||
|
||||
#define ICC_IGRPEN1_EL1 S3_0_C12_C12_7
|
||||
#define ICC_PMR_EL1 S3_0_C4_C6_0
|
||||
#define ICC_SRE_EL3 S3_6_C12_C12_5
|
||||
#define ICC_CTLR_EL3 S3_6_C12_C12_4
|
||||
#define ICC_SRE_EL2 S3_4_C12_C9_5
|
||||
#define ICC_CTLR_EL1 S3_0_C12_C12_4
|
||||
|
||||
#ifndef __ASSEMBLER__
|
||||
|
||||
/* GIC common API's */
|
||||
typedef unsigned int (*my_core_pos_fn)(void);
|
||||
|
||||
void plat_ls_gic_driver_init(const uintptr_t nxp_gicd_addr,
|
||||
const uintptr_t nxp_gicr_addr,
|
||||
uint8_t plat_core_count,
|
||||
interrupt_prop_t *ls_interrupt_props,
|
||||
uint8_t ls_interrupt_prop_count,
|
||||
uintptr_t *target_mask_array,
|
||||
mpidr_hash_fn mpidr_to_core_pos);
|
||||
//void plat_ls_gic_driver_init(void);
|
||||
void plat_ls_gic_init(void);
|
||||
void plat_ls_gic_cpuif_enable(void);
|
||||
void plat_ls_gic_cpuif_disable(void);
|
||||
void plat_ls_gic_redistif_on(void);
|
||||
void plat_ls_gic_redistif_off(void);
|
||||
void plat_gic_pcpu_init(void);
|
||||
#endif
|
||||
|
||||
#endif /* PLAT_GICV3_H */
|
||||
|
|
@ -0,0 +1,76 @@
|
|||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*
|
||||
*/
|
||||
|
||||
#include <gicv2.h>
|
||||
#include <plat_gic.h>
|
||||
|
||||
|
||||
/*
|
||||
* NXP common helper to initialize the GICv3 only driver.
|
||||
*/
|
||||
void plat_ls_gic_driver_init(uintptr_t nxp_gicd_addr,
|
||||
uintptr_t nxp_gicc_addr,
|
||||
uint8_t plat_core_count,
|
||||
interrupt_prop_t *ls_interrupt_props,
|
||||
uint8_t ls_interrupt_prop_count,
|
||||
uint32_t *target_mask_array)
|
||||
{
|
||||
static struct gicv2_driver_data ls_gic_data;
|
||||
|
||||
ls_gic_data.gicd_base = nxp_gicd_addr;
|
||||
ls_gic_data.gicc_base = nxp_gicc_addr;
|
||||
ls_gic_data.target_masks = target_mask_array;
|
||||
ls_gic_data.target_masks_num = plat_core_count;
|
||||
ls_gic_data.interrupt_props = ls_interrupt_props;
|
||||
ls_gic_data.interrupt_props_num = ls_interrupt_prop_count;
|
||||
|
||||
gicv2_driver_init(&ls_gic_data);
|
||||
}
|
||||
|
||||
void plat_ls_gic_init(void)
|
||||
{
|
||||
gicv2_distif_init();
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* ARM common helper to enable the GICv2 CPU interface
|
||||
*****************************************************************************/
|
||||
void plat_ls_gic_cpuif_enable(void)
|
||||
{
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* ARM common helper to disable the GICv2 CPU interface
|
||||
*****************************************************************************/
|
||||
void plat_ls_gic_cpuif_disable(void)
|
||||
{
|
||||
gicv2_cpuif_disable();
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* NXP common helper to initialize GICv2 per cpu
|
||||
*****************************************************************************/
|
||||
void plat_gic_pcpu_init(void)
|
||||
{
|
||||
gicv2_pcpu_distif_init();
|
||||
gicv2_cpuif_enable();
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
* Stubs for Redistributor power management. Although GICv2 doesn't have
|
||||
* Redistributor interface, these are provided for the sake of uniform GIC API
|
||||
*****************************************************************************/
|
||||
void plat_ls_gic_redistif_on(void)
|
||||
{
|
||||
}
|
||||
|
||||
void plat_ls_gic_redistif_off(void)
|
||||
{
|
||||
}
|
||||
|
|
@ -0,0 +1,78 @@
|
|||
/*
|
||||
* Copyright 2021 NXP
|
||||
*
|
||||
* SPDX-License-Identifier: BSD-3-Clause
|
||||
*
|
||||
*/
|
||||
|
||||
#include <drivers/arm/gicv3.h>
|
||||
#include <plat_gic.h>
|
||||
#include <plat/common/platform.h>
|
||||
|
||||
/*
|
||||
* NXP common helper to initialize the GICv3 only driver.
|
||||
*/
|
||||
void plat_ls_gic_driver_init(uintptr_t nxp_gicd_addr,
|
||||
uintptr_t nxp_gicr_addr,
|
||||
uint8_t plat_core_count,
|
||||
interrupt_prop_t *ls_interrupt_props,
|
||||
uint8_t ls_interrupt_prop_count,
|
||||
uintptr_t *target_mask_array,
|
||||
mpidr_hash_fn mpidr_to_core_pos)
|
||||
{
|
||||
static struct gicv3_driver_data ls_gic_data;
|
||||
|
||||
ls_gic_data.gicd_base = nxp_gicd_addr;
|
||||
ls_gic_data.gicr_base = nxp_gicr_addr;
|
||||
ls_gic_data.interrupt_props = ls_interrupt_props;
|
||||
ls_gic_data.interrupt_props_num = ls_interrupt_prop_count;
|
||||
ls_gic_data.rdistif_num = plat_core_count;
|
||||
ls_gic_data.rdistif_base_addrs = target_mask_array;
|
||||
ls_gic_data.mpidr_to_core_pos = mpidr_to_core_pos;
|
||||
|
||||
gicv3_driver_init(&ls_gic_data);
|
||||
}
|
||||
|
||||
void plat_ls_gic_init(void)
|
||||
{
|
||||
gicv3_distif_init();
|
||||
gicv3_rdistif_init(plat_my_core_pos());
|
||||
gicv3_cpuif_enable(plat_my_core_pos());
|
||||
}
|
||||
|
||||
/*
|
||||
* NXP common helper to enable the GICv3 CPU interface
|
||||
*/
|
||||
void plat_ls_gic_cpuif_enable(void)
|
||||
{
|
||||
gicv3_cpuif_enable(plat_my_core_pos());
|
||||
}
|
||||
|
||||
/*
|
||||
* NXP common helper to disable the GICv3 CPU interface
|
||||
*/
|
||||
void plat_ls_gic_cpuif_disable(void)
|
||||
{
|
||||
gicv3_cpuif_disable(plat_my_core_pos());
|
||||
}
|
||||
|
||||
/*
|
||||
* NXP common helper to initialize the per cpu distributor interface in GICv3
|
||||
*/
|
||||
void plat_gic_pcpu_init(void)
|
||||
{
|
||||
gicv3_rdistif_init(plat_my_core_pos());
|
||||
gicv3_cpuif_enable(plat_my_core_pos());
|
||||
}
|
||||
|
||||
/*
|
||||
* Stubs for Redistributor power management. Although GICv3 doesn't have
|
||||
* Redistributor interface, these are provided for the sake of uniform GIC API
|
||||
*/
|
||||
void plat_ls_gic_redistif_on(void)
|
||||
{
|
||||
}
|
||||
|
||||
void plat_ls_gic_redistif_off(void)
|
||||
{
|
||||
}
|
||||
Loading…
Reference in New Issue