56 lines
1.5 KiB
ArmAsm
56 lines
1.5 KiB
ArmAsm
/*
|
|
* Copyright (c) 2020, Arm Limited. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
*/
|
|
|
|
#include <arch.h>
|
|
#include <asm_macros.S>
|
|
#include <cpu_macros.S>
|
|
#include <rainier.h>
|
|
|
|
#include <platform_def.h>
|
|
|
|
.globl plat_arm_calc_core_pos
|
|
.globl plat_reset_handler
|
|
|
|
/* -----------------------------------------------------
|
|
* unsigned int plat_arm_calc_core_pos(u_register_t mpidr)
|
|
*
|
|
* Helper function to calculate the core position.
|
|
* ((ChipId * MORELLO_MAX_CLUSTERS_PER_CHIP + ClusterId) *
|
|
* MORELLO_MAX_CPUS_PER_CLUSTER * MORELLO_MAX_PE_PER_CPU) +
|
|
* (CPUId * MORELLO_MAX_PE_PER_CPU) + ThreadId
|
|
*
|
|
* which can be simplified as:
|
|
*
|
|
* (((ChipId * MORELLO_MAX_CLUSTERS_PER_CHIP + ClusterId) *
|
|
* MORELLO_MAX_CPUS_PER_CLUSTER + CPUId) * MORELLO_MAX_PE_PER_CPU) +
|
|
* ThreadId
|
|
* ------------------------------------------------------
|
|
*/
|
|
|
|
func plat_arm_calc_core_pos
|
|
mov x4, x0
|
|
|
|
/*
|
|
* The MT bit in MPIDR is always set for morello and the
|
|
* affinity level 0 corresponds to thread affinity level.
|
|
*/
|
|
|
|
/* Extract individual affinity fields from MPIDR */
|
|
ubfx x0, x4, #MPIDR_AFF0_SHIFT, #MPIDR_AFFINITY_BITS
|
|
ubfx x1, x4, #MPIDR_AFF1_SHIFT, #MPIDR_AFFINITY_BITS
|
|
ubfx x2, x4, #MPIDR_AFF2_SHIFT, #MPIDR_AFFINITY_BITS
|
|
ubfx x3, x4, #MPIDR_AFF3_SHIFT, #MPIDR_AFFINITY_BITS
|
|
|
|
/* Compute linear position */
|
|
mov x4, #MORELLO_MAX_CLUSTERS_PER_CHIP
|
|
madd x2, x3, x4, x2
|
|
mov x4, #MORELLO_MAX_CPUS_PER_CLUSTER
|
|
madd x1, x2, x4, x1
|
|
mov x4, #MORELLO_MAX_PE_PER_CPU
|
|
madd x0, x1, x4, x0
|
|
ret
|
|
endfunc plat_arm_calc_core_pos
|