97 lines
3.6 KiB
C
97 lines
3.6 KiB
C
/*
|
|
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <arm_def.h>
|
|
#include <arm_gic.h>
|
|
#include <plat_arm.h>
|
|
#include <platform.h>
|
|
#include <platform_def.h>
|
|
|
|
/******************************************************************************
|
|
* The following function is defined as weak to allow a platform to override
|
|
* the way the Legacy GICv3 driver is initialised and used.
|
|
*****************************************************************************/
|
|
#pragma weak plat_arm_gic_driver_init
|
|
#pragma weak plat_arm_gic_init
|
|
#pragma weak plat_arm_gic_cpuif_enable
|
|
#pragma weak plat_arm_gic_cpuif_disable
|
|
#pragma weak plat_arm_gic_pcpu_init
|
|
|
|
/*
|
|
* In the GICv3 Legacy mode, the Group 1 secure interrupts are treated as Group
|
|
* 0 interrupts.
|
|
*/
|
|
static const unsigned int irq_sec_array[] = {
|
|
PLAT_ARM_G0_IRQS,
|
|
PLAT_ARM_G1S_IRQS
|
|
};
|
|
|
|
void plat_arm_gic_driver_init(void)
|
|
{
|
|
arm_gic_init(PLAT_ARM_GICC_BASE,
|
|
PLAT_ARM_GICD_BASE,
|
|
PLAT_ARM_GICR_BASE,
|
|
irq_sec_array,
|
|
ARRAY_SIZE(irq_sec_array));
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to initialize the GIC.
|
|
*****************************************************************************/
|
|
void plat_arm_gic_init(void)
|
|
{
|
|
arm_gic_setup();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to enable the GIC CPU interface
|
|
*****************************************************************************/
|
|
void plat_arm_gic_cpuif_enable(void)
|
|
{
|
|
arm_gic_cpuif_setup();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to disable the GIC CPU interface
|
|
*****************************************************************************/
|
|
void plat_arm_gic_cpuif_disable(void)
|
|
{
|
|
arm_gic_cpuif_deactivate();
|
|
}
|
|
|
|
/******************************************************************************
|
|
* ARM common helper to initialize the per-cpu distributor in GICv2 or
|
|
* redistributor interface in GICv3.
|
|
*****************************************************************************/
|
|
void plat_arm_gic_pcpu_init(void)
|
|
{
|
|
arm_gic_pcpu_distif_setup();
|
|
}
|