Konstantin Porotchkin 255f5c8f88 io: Allow image load to address zero ... Remove assert on buffer address equal zero. Marvell uses address 0x0 for loading BL33, so this check is irrelevant and breaks the debug builds on Marvell platforms. Change-Id: Ie56a51138e2e4ddd8986dd7036797dc2d8b10125 Signed-off-by: Haim Boot <hayim@marvell.com> Signed-off-by: Konstantin Porotchkin <kostap@marvell.com> Reviewed-on: http://vgitil04.il.marvell.com:8080/54589		2018-07-18 18:48:30 +03:00
..
arm	Fix MISRA Rule 5.3 Part 2	2018-06-12 13:21:36 +01:00
auth	Move to mbedtls-2.10.0 tag	2018-06-18 09:35:29 +01:00
cadence/uart	drivers: cadence: cdns: Update CDNS driver to support MULTI_CONSOLE_API	2018-01-19 15:21:12 -08:00
console	Ensure read and write of flags are 32 bit	2018-05-17 16:42:41 +01:00
coreboot/cbmem_console/aarch64	coreboot: Add support for CBMEM console	2018-01-19 15:21:12 -08:00
delay_timer	Fix MISRA rule 8.3 in common code	2018-02-28 17:18:21 +00:00
emmc	emmc: add macros CMD21, BUS_WIDTH_DDR_4 and BUS_WIDTH_DDR_8	2018-01-17 14:14:29 +08:00
gpio	Use SPDX license identifiers	2017-05-03 09:39:28 +01:00
io	io: Allow image load to address zero	2018-07-18 18:48:30 +03:00
marvell	marvell: drivers: Add i2c driver	2018-07-18 18:48:30 +03:00
partition	Fix order of #includes	2017-07-12 14:45:31 +01:00
synopsys	drivers: fix switch statements to comply with MISRA rules	2018-03-26 12:43:05 +01:00
ti/uart	drivers: ti: uart: Add TI specific 16550 initialization	2018-06-11 14:26:32 -05:00
ufs	drivers: fix switch statements to comply with MISRA rules	2018-03-26 12:43:05 +01:00