Alexei Fedorov c3e8b0be9b AArch32: Disable Secure Cycle Counter ... This patch changes implementation for disabling Secure Cycle Counter. For ARMv8.5 the counter gets disabled by setting SDCR.SCCD bit on CPU cold/warm boot. For the earlier architectures PMCR register is saved/restored on secure world entry/exit from/to Non-secure state, and cycle counting gets disabled by setting PMCR.DP bit. In 'include\aarch32\arch.h' header file new ARMv8.5-PMU related definitions were added. Change-Id: Ia8845db2ebe8de940d66dff479225a5b879316f8 Signed-off-by: Alexei Fedorov <Alexei.Fedorov@arm.com>		2019-09-26 15:36:02 +00:00
..
optee	Remove references to old project name from common files	2019-07-10 11:13:00 +01:00
sp_min	AArch32: Disable Secure Cycle Counter	2019-09-26 15:36:02 +00:00
tsp	Refactor ARMv8.3 Pointer Authentication support code	2019-09-13 14:11:59 +01:00