101 lines
3.5 KiB
C
101 lines
3.5 KiB
C
/*
|
|
* Copyright (c) 2014-2015, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <arm_def.h>
|
|
#include <debug.h>
|
|
#include <platform_def.h>
|
|
#include <tzc400.h>
|
|
|
|
|
|
/* Weak definitions may be overridden in specific ARM standard platform */
|
|
#pragma weak plat_arm_security_setup
|
|
|
|
|
|
/*******************************************************************************
|
|
* Initialize the TrustZone Controller for ARM standard platforms.
|
|
* Configure:
|
|
* - Region 0 with no access;
|
|
* - Region 1 with secure access only;
|
|
* - the remaining DRAM regions access from the given Non-Secure masters.
|
|
*
|
|
* When booting an EL3 payload, this is simplified: we configure region 0 with
|
|
* secure access only and do not enable any other region.
|
|
******************************************************************************/
|
|
void arm_tzc_setup(void)
|
|
{
|
|
INFO("Configuring TrustZone Controller\n");
|
|
|
|
tzc_init(PLAT_ARM_TZC_BASE);
|
|
|
|
/* Disable filters. */
|
|
tzc_disable_filters();
|
|
|
|
#ifndef EL3_PAYLOAD_BASE
|
|
/* Region 0 set to no access by default */
|
|
tzc_configure_region0(TZC_REGION_S_NONE, 0);
|
|
|
|
/* Region 1 set to cover Secure part of DRAM */
|
|
tzc_configure_region(PLAT_ARM_TZC_FILTERS, 1,
|
|
ARM_AP_TZC_DRAM1_BASE, ARM_AP_TZC_DRAM1_END,
|
|
TZC_REGION_S_RDWR,
|
|
0);
|
|
|
|
/* Region 2 set to cover Non-Secure access to 1st DRAM address range.
|
|
* Apply the same configuration to given filters in the TZC. */
|
|
tzc_configure_region(PLAT_ARM_TZC_FILTERS, 2,
|
|
ARM_NS_DRAM1_BASE, ARM_NS_DRAM1_END,
|
|
TZC_REGION_S_NONE,
|
|
PLAT_ARM_TZC_NS_DEV_ACCESS);
|
|
|
|
/* Region 3 set to cover Non-Secure access to 2nd DRAM address range */
|
|
tzc_configure_region(PLAT_ARM_TZC_FILTERS, 3,
|
|
ARM_DRAM2_BASE, ARM_DRAM2_END,
|
|
TZC_REGION_S_NONE,
|
|
PLAT_ARM_TZC_NS_DEV_ACCESS);
|
|
#else
|
|
/* Allow secure access only to DRAM for EL3 payloads. */
|
|
tzc_configure_region0(TZC_REGION_S_RDWR, 0);
|
|
#endif /* EL3_PAYLOAD_BASE */
|
|
|
|
/*
|
|
* Raise an exception if a NS device tries to access secure memory
|
|
* TODO: Add interrupt handling support.
|
|
*/
|
|
tzc_set_action(TZC_ACTION_ERR);
|
|
|
|
/* Enable filters. */
|
|
tzc_enable_filters();
|
|
}
|
|
|
|
void plat_arm_security_setup(void)
|
|
{
|
|
arm_tzc_setup();
|
|
}
|