andrius
/
arm-trusted-firmware
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
Upstream fork of ATF with a couple of rk3399 patches to remove HDCP blob and increase BAUD_RATE.
1,387 Commits 2 Branches 52 Tags 32 MiB
C 86.4%
Assembly 8.1%
Makefile 3.7%
C++ 1.5%
Python 0.2%
Go to file
Yatharth Kochar 6083c841d0 GICv3: Allow either G1S or G0 interrupts to be configured 
Currently the GICv3 driver mandates that platform populate
both G1S and G0 interrupts. However, it is possible that a
given platform is not interested in both the groups and
just needs to specify either one of them.

This patch modifies the `gicv3_rdistif_init()` & `gicv3_distif_init()`
functions to allow either G1S or G0 interrupts to be configured.

Fixes ARM-software/tf-issues#400

Change-Id: I43572b0e08ae30bed5af9334f25d35bf439b0d2b
 		2016-09-12 16:19:08 +01:00
bl1 Merge pull request #689 from yatharth-arm/yk/plat_report_expn 2016-08-31 14:36:20 +01:00
bl2 Move spinlock library code to AArch64 folder 2016-08-09 17:33:57 +01:00
bl2u Introduce SEPARATE_CODE_AND_RODATA build flag 2016-07-08 14:55:11 +01:00
bl31 Introduce PSCI Library Interface 2016-07-19 10:19:01 +01:00
bl32 AArch32: add a minimal secure payload (SP_MIN) 2016-08-10 18:01:38 +01:00
common AArch32: resolve build error when LOG_LEVEL=50 2016-08-31 18:14:07 +01:00
docs Merge pull request #678 from soby-mathew/sm/PSCI_AArch32 2016-08-18 11:38:19 +01:00
drivers GICv3: Allow either G1S or G0 interrupts to be configured 2016-09-12 16:19:08 +01:00
fdts Remove support for legacy VE memory map in FVP 2016-04-27 16:59:20 +01:00
include Merge pull request #690 from soby-mathew/sm/level_sel_xlat 2016-08-31 12:44:21 +01:00
lib AArch32: Fix SCTLR context initialization 2016-08-31 18:14:07 +01:00
make_helpers Replace fip_create with fiptool 2016-07-29 10:38:46 +01:00
plat rockchip: fix the scu idle for rk3399 2016-09-08 15:04:58 +08:00
services Introduce PSCI Library Interface 2016-07-19 10:19:01 +01:00
tools fiptool: Fix typo in create and update usage functions 2016-08-25 09:39:39 +01:00
.checkpatch.conf Move checkpatch options in a configuration file 2016-06-06 08:52:04 +01:00
.gitignore Replace fip_create with fiptool 2016-07-29 10:38:46 +01:00
Makefile Move pmf headers to include/lib/pmf 2016-08-26 09:41:44 +01:00
acknowledgements.md Add Xilinx to acknowledgements file 2016-04-06 10:44:27 -07:00
contributing.md Update `contributing.md` CLA instructions 2015-12-21 17:50:50 +00:00
license.md Update year in copyright text to 2014 2014-01-17 10:27:53 +00:00
readme.md Update `readme.md` for v1.2 release 2015-12-22 11:40:50 +00:00

readme.md

ARM Trusted Firmware - version 1.2

ARM Trusted Firmware provides a reference implementation of secure world software for ARMv8-A, including a [Secure Monitor] TEE-SMC executing at Exception Level 3 (EL3). It implements various ARM interface standards, such as the Power State Coordination Interface (PSCI), Trusted Board Boot Requirements (TBBR, ARM DEN0006C-1) and SMC Calling Convention. As far as possible the code is designed for reuse or porting to other ARMv8-A model and hardware platforms.

ARM will continue development in collaboration with interested parties to provide a full reference implementation of PSCI, TBBR and Secure Monitor code to the benefit of all developers working with ARMv8-A TrustZone technology.

License

The software is provided under a BSD 3-Clause license. Certain source files are derived from FreeBSD code: the original license is included in these source files.

This Release

This release provides a suitable starting point for productization of secure world boot and runtime firmware. Future versions will contain new features, optimizations and quality improvements.

Users are encouraged to do their own security validation, including penetration testing, on any secure world code derived from ARM Trusted Firmware.

Functionality

  • Initialization of the secure world (for example, exception vectors, control registers, interrupt controller and interrupts for the platform), before transitioning into the normal world at the Exception Level and Register Width specified by the platform.

  • Library support for CPU specific reset and power down sequences. This includes support for errata workarounds.

  • Drivers for both the version 2.0 and version 3.0 ARM Generic Interrupt Controller specifications (GICv2 and GICv3). The latter also enables GICv3 hardware systems that do not contain legacy GICv2 support.

  • Drivers to enable standard initialization of ARM System IP, for example Cache Coherent Interconnect (CCI), Cache Coherent Network (CCN), Network Interconnect (NIC) and TrustZone Controller (TZC).

  • SMC (Secure Monitor Call) handling, conforming to the SMC Calling Convention using an EL3 runtime services framework.

  • SMC handling relating to PSCI for the Secondary CPU Boot, CPU Hotplug, CPU Idle and System Shutdown/Reset/Suspend use-cases.

  • Secure Monitor library code such as world switching, EL1 context management and interrupt routing. This must be integrated with a Secure-EL1 Payload Dispatcher (SPD) component to customize the interaction with a Secure-EL1 Payload (SP), for example a Secure OS.

  • A Test Secure-EL1 Payload and Dispatcher to demonstrate Secure Monitor functionality and Secure-EL1 interaction with PSCI.

  • SPDs for the OP-TEE Secure OS and [NVidia Trusted Little Kernel] NVidia TLK.

  • A Trusted Board Boot implementation, conforming to all mandatory TBBR requirements. This includes image authentication using certificates, a Firmware Update (or recovery mode) boot flow, and packaging of the various firmware images into a Firmware Image Package (FIP) to be loaded from non-volatile storage.

  • Support for alternative boot flows. Some platforms have their own boot firmware and only require the ARM Trusted Firmware Secure Monitor functionality. Other platforms require minimal initialization before booting into an arbitrary EL3 payload.

For a full description of functionality and implementation details, please see the Firmware Design and supporting documentation. The Change Log provides details of changes made since the last release.

Platforms

This release of the Trusted Firmware has been tested on variants r0 and r1 of the [Juno ARM Development Platform] Juno with [Linaro Release 15.10] Linaro Release Notes.

The Trusted Firmware has also been tested on the 64-bit Linux versions of the following ARM FVPs:

  • Foundation_Platform (Version 9.4, Build 9.4.59)
  • FVP_Base_AEMv8A-AEMv8A (Version 7.0, Build 0.8.7004)
  • FVP_Base_Cortex-A57x4-A53x4 (Version 7.0, Build 0.8.7004)
  • FVP_Base_Cortex-A57x1-A53x1 (Version 7.0, Build 0.8.7004)
  • FVP_Base_Cortex-A57x2-A53x4 (Version 7.0, Build 0.8.7004)

The Foundation FVP can be downloaded free of charge. The Base FVPs can be licensed from ARM: see [www.arm.com/fvp] FVP.

This release also contains the following platform support:

  • NVidia T210 and T132 SoCs
  • MediaTek MT8173 SoC

Still to Come

  • Complete implementation of the PSCI v1.0 specification.

  • Support for new CPUs and System IP.

  • More platform support.

  • Optimization and quality improvements.

For a full list of detailed issues in the current code, please see the Change Log and the GitHub issue tracker.

Getting Started

Get the Trusted Firmware source code from GitHub.

See the User Guide for instructions on how to install, build and use the Trusted Firmware with the ARM FVPs.

See the Firmware Design for information on how the ARM Trusted Firmware works.

See the Porting Guide as well for information about how to use this software on another ARMv8-A platform.

See the Contributing Guidelines for information on how to contribute to this project and the Acknowledgments file for a list of contributors to the project.

Feedback and support

ARM welcomes any feedback on the Trusted Firmware. Please send feedback using the GitHub issue tracker.

ARM licensees may contact ARM directly via their partner managers.

Copyright (c) 2013-2015, ARM Limited and Contributors. All rights reserved.