82 lines
2.5 KiB
C
82 lines
2.5 KiB
C
/* SPDX-License-Identifier: BSD-3-Clause
|
|
*
|
|
* Copyright (c) 2020, Linaro Limited and Contributors. All rights reserved.
|
|
*/
|
|
|
|
#include <bl31/ehf.h>
|
|
#include <lib/xlat_tables/xlat_tables_compat.h>
|
|
#include <services/spm_mm_partition.h>
|
|
|
|
#include <platform_def.h>
|
|
|
|
/* Region equivalent to MAP_DEVICE1 suitable for mapping at EL0 */
|
|
#define MAP_DEVICE1_EL0 MAP_REGION_FLAT(DEVICE1_BASE, \
|
|
DEVICE1_SIZE, \
|
|
MT_DEVICE | MT_RW | MT_SECURE | MT_USER)
|
|
|
|
const mmap_region_t plat_qemu_secure_partition_mmap[] = {
|
|
MAP_DEVICE1_EL0, /* for the UART */
|
|
QEMU_SP_IMAGE_MMAP,
|
|
QEMU_SPM_BUF_EL0_MMAP,
|
|
QEMU_SP_IMAGE_NS_BUF_MMAP,
|
|
QEMU_SP_IMAGE_RW_MMAP,
|
|
{0}
|
|
};
|
|
|
|
/*
|
|
* Boot information passed to a secure partition during initialisation.
|
|
* Linear indices in MP information will be filled at runtime.
|
|
*/
|
|
static spm_mm_mp_info_t sp_mp_info[] = {
|
|
[0] = {0x80000000, 0},
|
|
[1] = {0x80000001, 0},
|
|
[2] = {0x80000002, 0},
|
|
[3] = {0x80000003, 0},
|
|
[4] = {0x80000004, 0},
|
|
[5] = {0x80000005, 0},
|
|
[6] = {0x80000006, 0},
|
|
[7] = {0x80000007, 0}
|
|
};
|
|
|
|
const spm_mm_boot_info_t plat_qemu_secure_partition_boot_info = {
|
|
.h.type = PARAM_SP_IMAGE_BOOT_INFO,
|
|
.h.version = VERSION_1,
|
|
.h.size = sizeof(spm_mm_boot_info_t),
|
|
.h.attr = 0,
|
|
.sp_mem_base = PLAT_QEMU_SP_IMAGE_BASE,
|
|
.sp_mem_limit = BL32_LIMIT,
|
|
.sp_image_base = PLAT_QEMU_SP_IMAGE_BASE,
|
|
.sp_stack_base = PLAT_SP_IMAGE_STACK_BASE,
|
|
.sp_heap_base = PLAT_QEMU_SP_IMAGE_HEAP_BASE,
|
|
.sp_ns_comm_buf_base = PLAT_QEMU_SP_IMAGE_NS_BUF_BASE,
|
|
.sp_shared_buf_base = PLAT_SPM_BUF_BASE,
|
|
.sp_image_size = PLAT_QEMU_SP_IMAGE_SIZE,
|
|
.sp_pcpu_stack_size = PLAT_SP_IMAGE_STACK_PCPU_SIZE,
|
|
.sp_heap_size = PLAT_QEMU_SP_IMAGE_HEAP_SIZE,
|
|
.sp_ns_comm_buf_size = PLAT_QEMU_SP_IMAGE_NS_BUF_SIZE,
|
|
.sp_shared_buf_size = PLAT_SPM_BUF_SIZE,
|
|
.num_sp_mem_regions = PLAT_QEMU_SP_IMAGE_NUM_MEM_REGIONS,
|
|
.num_cpus = PLATFORM_CORE_COUNT,
|
|
.mp_info = sp_mp_info
|
|
};
|
|
|
|
/* Enumeration of priority levels on QEMU platforms. */
|
|
ehf_pri_desc_t qemu_exceptions[] = {
|
|
EHF_PRI_DESC(QEMU_PRI_BITS, PLAT_SP_PRI)
|
|
};
|
|
|
|
/* Plug in QEMU exceptions to Exception Handling Framework. */
|
|
EHF_REGISTER_PRIORITIES(qemu_exceptions, ARRAY_SIZE(qemu_exceptions),
|
|
QEMU_PRI_BITS);
|
|
|
|
const mmap_region_t *plat_get_secure_partition_mmap(void *cookie)
|
|
{
|
|
return plat_qemu_secure_partition_mmap;
|
|
}
|
|
|
|
const spm_mm_boot_info_t *
|
|
plat_get_secure_partition_boot_info(void *cookie)
|
|
{
|
|
return &plat_qemu_secure_partition_boot_info;
|
|
}
|