This adds BL2 support for Intel Stratix 10 SoC FPGA. Functionality includes: - Release and setup peripherals from reset - Calibrate DDR - ECC DDR Scrubbing - Load FIP (bl31 and bl33) Signed-off-by: Loh Tien Hock <tien.hock.loh@intel.com> |
||
---|---|---|
.. | ||
plat_macros.S | ||
platform_private.h | ||
s10_clock_manager.h | ||
s10_handoff.h | ||
s10_memory_controller.h | ||
s10_noc.h | ||
s10_pinmux.h | ||
s10_reset_manager.h | ||
s10_system_manager.h |