253 lines
6.9 KiB
C
253 lines
6.9 KiB
C
/*
|
|
* Copyright (c) 2013-2015, ARM Limited and Contributors. All rights reserved.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
*
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
* list of conditions and the following disclaimer.
|
|
*
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
* and/or other materials provided with the distribution.
|
|
*
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
* to endorse or promote products derived from this software without specific
|
|
* prior written permission.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
#include <arm_config.h>
|
|
#include <arm_def.h>
|
|
#include <arm_gic.h>
|
|
#include <cci.h>
|
|
#include <debug.h>
|
|
#include <mmio.h>
|
|
#include <plat_arm.h>
|
|
#include <v2m_def.h>
|
|
#include "../fvp_def.h"
|
|
|
|
/*******************************************************************************
|
|
* arm_config holds the characteristics of the differences between the three FVP
|
|
* platforms (Base, A53_A57 & Foundation). It will be populated during cold boot
|
|
* at each boot stage by the primary before enabling the MMU (to allow cci
|
|
* configuration) & used thereafter. Each BL will have its own copy to allow
|
|
* independent operation.
|
|
******************************************************************************/
|
|
arm_config_t arm_config;
|
|
|
|
#define MAP_DEVICE0 MAP_REGION_FLAT(DEVICE0_BASE, \
|
|
DEVICE0_SIZE, \
|
|
MT_DEVICE | MT_RW | MT_SECURE)
|
|
|
|
#define MAP_DEVICE1 MAP_REGION_FLAT(DEVICE1_BASE, \
|
|
DEVICE1_SIZE, \
|
|
MT_DEVICE | MT_RW | MT_SECURE)
|
|
|
|
#define MAP_DEVICE2 MAP_REGION_FLAT(DEVICE2_BASE, \
|
|
DEVICE2_SIZE, \
|
|
MT_DEVICE | MT_RO | MT_SECURE)
|
|
|
|
|
|
/*
|
|
* Table of regions for various BL stages to map using the MMU.
|
|
* This doesn't include TZRAM as the 'mem_layout' argument passed to
|
|
* arm_configure_mmu_elx() will give the available subset of that,
|
|
*/
|
|
#if IMAGE_BL1
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
ARM_MAP_SHARED_RAM,
|
|
V2M_MAP_FLASH0,
|
|
V2M_MAP_IOFPGA,
|
|
MAP_DEVICE0,
|
|
MAP_DEVICE1,
|
|
MAP_DEVICE2,
|
|
{0}
|
|
};
|
|
#endif
|
|
#if IMAGE_BL2
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
ARM_MAP_SHARED_RAM,
|
|
V2M_MAP_FLASH0,
|
|
V2M_MAP_IOFPGA,
|
|
MAP_DEVICE0,
|
|
MAP_DEVICE1,
|
|
MAP_DEVICE2,
|
|
ARM_MAP_NS_DRAM1,
|
|
ARM_MAP_TSP_SEC_MEM,
|
|
{0}
|
|
};
|
|
#endif
|
|
#if IMAGE_BL31
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
ARM_MAP_SHARED_RAM,
|
|
V2M_MAP_IOFPGA,
|
|
MAP_DEVICE0,
|
|
MAP_DEVICE1,
|
|
{0}
|
|
};
|
|
#endif
|
|
#if IMAGE_BL32
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
V2M_MAP_IOFPGA,
|
|
MAP_DEVICE0,
|
|
MAP_DEVICE1,
|
|
{0}
|
|
};
|
|
#endif
|
|
|
|
ARM_CASSERT_MMAP
|
|
|
|
|
|
#if IMAGE_BL31 || IMAGE_BL32
|
|
/* Array of secure interrupts to be configured by the gic driver */
|
|
const unsigned int irq_sec_array[] = {
|
|
ARM_IRQ_SEC_PHY_TIMER,
|
|
ARM_IRQ_SEC_SGI_0,
|
|
ARM_IRQ_SEC_SGI_1,
|
|
ARM_IRQ_SEC_SGI_2,
|
|
ARM_IRQ_SEC_SGI_3,
|
|
ARM_IRQ_SEC_SGI_4,
|
|
ARM_IRQ_SEC_SGI_5,
|
|
ARM_IRQ_SEC_SGI_6,
|
|
ARM_IRQ_SEC_SGI_7,
|
|
FVP_IRQ_TZ_WDOG,
|
|
FVP_IRQ_SEC_SYS_TIMER
|
|
};
|
|
|
|
void plat_arm_gic_init(void)
|
|
{
|
|
arm_gic_init(arm_config.gicc_base,
|
|
arm_config.gicd_base,
|
|
BASE_GICR_BASE,
|
|
irq_sec_array,
|
|
ARRAY_SIZE(irq_sec_array));
|
|
}
|
|
|
|
#endif
|
|
|
|
/*******************************************************************************
|
|
* A single boot loader stack is expected to work on both the Foundation FVP
|
|
* models and the two flavours of the Base FVP models (AEMv8 & Cortex). The
|
|
* SYS_ID register provides a mechanism for detecting the differences between
|
|
* these platforms. This information is stored in a per-BL array to allow the
|
|
* code to take the correct path.Per BL platform configuration.
|
|
******************************************************************************/
|
|
void fvp_config_setup(void)
|
|
{
|
|
unsigned int rev, hbi, bld, arch, sys_id;
|
|
|
|
sys_id = mmio_read_32(V2M_SYSREGS_BASE + V2M_SYS_ID);
|
|
rev = (sys_id >> V2M_SYS_ID_REV_SHIFT) & V2M_SYS_ID_REV_MASK;
|
|
hbi = (sys_id >> V2M_SYS_ID_HBI_SHIFT) & V2M_SYS_ID_HBI_MASK;
|
|
bld = (sys_id >> V2M_SYS_ID_BLD_SHIFT) & V2M_SYS_ID_BLD_MASK;
|
|
arch = (sys_id >> V2M_SYS_ID_ARCH_SHIFT) & V2M_SYS_ID_ARCH_MASK;
|
|
|
|
if (arch != ARCH_MODEL) {
|
|
ERROR("This firmware is for FVP models\n");
|
|
panic();
|
|
}
|
|
|
|
/*
|
|
* The build field in the SYS_ID tells which variant of the GIC
|
|
* memory is implemented by the model.
|
|
*/
|
|
switch (bld) {
|
|
case BLD_GIC_VE_MMAP:
|
|
arm_config.gicd_base = VE_GICD_BASE;
|
|
arm_config.gicc_base = VE_GICC_BASE;
|
|
arm_config.gich_base = VE_GICH_BASE;
|
|
arm_config.gicv_base = VE_GICV_BASE;
|
|
break;
|
|
case BLD_GIC_A53A57_MMAP:
|
|
arm_config.gicd_base = BASE_GICD_BASE;
|
|
arm_config.gicc_base = BASE_GICC_BASE;
|
|
arm_config.gich_base = BASE_GICH_BASE;
|
|
arm_config.gicv_base = BASE_GICV_BASE;
|
|
break;
|
|
default:
|
|
ERROR("Unsupported board build %x\n", bld);
|
|
panic();
|
|
}
|
|
|
|
/*
|
|
* The hbi field in the SYS_ID is 0x020 for the Base FVP & 0x010
|
|
* for the Foundation FVP.
|
|
*/
|
|
switch (hbi) {
|
|
case HBI_FOUNDATION_FVP:
|
|
arm_config.max_aff0 = 4;
|
|
arm_config.max_aff1 = 1;
|
|
arm_config.flags = 0;
|
|
|
|
/*
|
|
* Check for supported revisions of Foundation FVP
|
|
* Allow future revisions to run but emit warning diagnostic
|
|
*/
|
|
switch (rev) {
|
|
case REV_FOUNDATION_FVP_V2_0:
|
|
case REV_FOUNDATION_FVP_V2_1:
|
|
case REV_FOUNDATION_FVP_v9_1:
|
|
break;
|
|
default:
|
|
WARN("Unrecognized Foundation FVP revision %x\n", rev);
|
|
break;
|
|
}
|
|
break;
|
|
case HBI_BASE_FVP:
|
|
arm_config.max_aff0 = 4;
|
|
arm_config.max_aff1 = 2;
|
|
arm_config.flags |= ARM_CONFIG_BASE_MMAP |
|
|
ARM_CONFIG_HAS_CCI | ARM_CONFIG_HAS_TZC;
|
|
|
|
/*
|
|
* Check for supported revisions
|
|
* Allow future revisions to run but emit warning diagnostic
|
|
*/
|
|
switch (rev) {
|
|
case REV_BASE_FVP_V0:
|
|
break;
|
|
default:
|
|
WARN("Unrecognized Base FVP revision %x\n", rev);
|
|
break;
|
|
}
|
|
break;
|
|
default:
|
|
ERROR("Unsupported board HBI number 0x%x\n", hbi);
|
|
panic();
|
|
}
|
|
}
|
|
|
|
|
|
void fvp_cci_init(void)
|
|
{
|
|
/*
|
|
* Initialize CCI-400 driver
|
|
*/
|
|
if (arm_config.flags & ARM_CONFIG_HAS_CCI)
|
|
arm_cci_init();
|
|
}
|
|
|
|
void fvp_cci_enable(void)
|
|
{
|
|
if (arm_config.flags & ARM_CONFIG_HAS_CCI)
|
|
cci_enable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr()));
|
|
}
|
|
|
|
void fvp_cci_disable(void)
|
|
{
|
|
if (arm_config.flags & ARM_CONFIG_HAS_CCI)
|
|
cci_disable_snoop_dvm_reqs(MPIDR_AFFLVL1_VAL(read_mpidr()));
|
|
}
|