Sandeep Tripathy 5eb16c4717 TF-A GIC driver: Add barrier before eoi ... It is desired to have the peripheral writes completed to clear the interrupt condition and de-assert the interrupt request to GIC before EOI write. Failing which spurious interrupt will occurred. A barrier is needed to ensure peripheral register write transfers are complete before EOI is done. GICv2 memory mapped DEVICE nGnR(n)E writes are ordered from core point of view. However these writes may pass over different interconnects, bridges, buffers leaving some rare chances for the actual write to complete out of order. GICv3 ICC EOI system register writes have no ordering against nGnR(n)E memory writes as they are over different interfaces. Hence a dsb can ensure from core no writes are issued before the previous writes are *complete*. Signed-off-by: Sandeep Tripathy <sandeep.tripathy@broadcom.com> Change-Id: Ie6362009e2f91955be99dca8ece14ade7b4811d6		2020-06-22 16:08:35 +05:30
..
gicv2_helpers.c	Coverity: remove unnecessary header file includes	2020-02-04 10:23:51 -06:00
gicv2_main.c	TF-A GIC driver: Add barrier before eoi	2020-06-22 16:08:35 +05:30
gicv2_private.h	Sanitise includes across codebase	2019-01-04 10:43:17 +00:00