Louis Mayencourt f1be00da0b Use correct type when reading SCR register ... The Secure Configuration Register is 64-bits in AArch64 and 32-bits in AArch32. Use u_register_t instead of unsigned int to reflect this. Change-Id: I51b69467baba36bf0cfaec2595dc8837b1566934 Signed-off-by: Louis Mayencourt <louis.mayencourt@arm.com>		2020-01-28 11:10:48 +00:00
..
aarch32	Replace __ASSEMBLY__ with compiler-builtin __ASSEMBLER__	2019-08-01 13:14:12 -07:00
aarch64	Refactor ARMv8.3 Pointer Authentication support code	2019-09-13 14:11:59 +01:00
context_mgmt.h	Use correct type when reading SCR register	2020-01-28 11:10:48 +00:00
cpu_data.h	Refactor ARMv8.3 Pointer Authentication support code	2019-09-13 14:11:59 +01:00
pubsub.h	Merge pull request #1751 from vwadekar/tegra-scatter-file-support	2019-03-01 11:23:58 +00:00
pubsub_events.h	Switch AARCH32/AARCH64 to __aarch64__	2019-08-01 13:45:03 -07:00