Sandrine Bailleux 85d80e5578 Initialize VTTBR_EL2 when bypassing EL2 ... In the situation that EL1 is selected as the exception level for the next image upon BL31 exit for a processor that supports EL2, the context management code must configure all essential EL2 register state to ensure correct execution of EL1. VTTBR_EL2 should be part of this set of EL2 registers because: - The ARMv8-A architecture does not define a reset value for this register. - Cache maintenance operations depend on VTTBR_EL2.VMID even when non-secure EL1&0 stage 2 address translation are disabled. This patch initializes the VTTBR_EL2 register to 0 when bypassing EL2 to address this issue. Note that this bug has not yet manifested itself on FVP or Juno because VTTBR_EL2.VMID resets to 0 on the Cortex-A53 and Cortex-A57. Change-Id: I58ce2d16a71687126f437577a506d93cb5eecf33		2015-12-09 11:34:10 +00:00
..
arch.h	Add ARM GICv3 driver without support for legacy operation	2015-11-26 12:29:48 +00:00
arch_helpers.h	Initialize VTTBR_EL2 when bypassing EL2	2015-12-09 11:34:10 +00:00
xlat_tables.h	Create BL stage specific translation tables	2014-09-25 11:43:47 +01:00