18f2efd67d
This patch updates the el3_arch_init_common macro so that it fully initialises essential control registers rather then relying on hardware to set the reset values. The context management functions are also updated to fully initialise the appropriate control registers when initialising the non-secure and secure context structures and when preparing to leave EL3 for a lower EL. This gives better alignement with the ARM ARM which states that software must initialise RES0 and RES1 fields with 0 / 1. This patch also corrects the following typos: "NASCR definitions" -> "NSACR definitions" Change-Id: Ia8940b8351dc27bc09e2138b011e249655041cfc Signed-off-by: David Cunado <david.cunado@arm.com> |
||
|---|---|---|
| .. | ||
| aarch64 | ||
| bl31.ld.S | ||
| bl31.mk | ||
| bl31_context_mgmt.c | ||
| bl31_main.c | ||
| interrupt_mgmt.c | ||