2016-02-09 12:00:03 +00:00
|
|
|
/*
|
2019-02-11 13:34:15 +00:00
|
|
|
* Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved.
|
2016-02-09 12:00:03 +00:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2016-02-09 12:00:03 +00:00
|
|
|
*/
|
|
|
|
|
2018-11-08 10:20:19 +00:00
|
|
|
#ifndef CORTEX_A73_H
|
|
|
|
#define CORTEX_A73_H
|
2016-02-09 12:00:03 +00:00
|
|
|
|
2019-02-11 13:34:15 +00:00
|
|
|
#include <lib/utils_def.h>
|
|
|
|
|
2016-02-09 12:00:03 +00:00
|
|
|
/* Cortex-A73 midr for revision 0 */
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A73_MIDR U(0x410FD090)
|
2016-02-09 12:00:03 +00:00
|
|
|
|
|
|
|
/*******************************************************************************
|
|
|
|
* CPU Extended Control register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A73_CPUECTLR_EL1 S3_1_C15_C2_1 /* Instruction def. */
|
|
|
|
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A73_CPUECTLR_SMP_BIT (ULL(1) << 6)
|
2016-02-09 12:00:03 +00:00
|
|
|
|
2016-07-01 08:22:41 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* L2 Memory Error Syndrome register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A73_L2MERRSR_EL1 S3_1_C15_C2_3 /* Instruction def. */
|
|
|
|
|
2018-04-05 14:38:26 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* CPU implementation defined register specific definitions.
|
|
|
|
******************************************************************************/
|
|
|
|
#define CORTEX_A73_IMP_DEF_REG1 S3_0_C15_C0_0
|
|
|
|
|
2019-02-11 13:34:15 +00:00
|
|
|
#define CORTEX_A73_IMP_DEF_REG1_DISABLE_LOAD_PASS_STORE (ULL(1) << 3)
|
2018-04-05 14:38:26 +01:00
|
|
|
|
2019-02-27 14:24:16 +00:00
|
|
|
#define CORTEX_A73_DIAGNOSTIC_REGISTER S3_0_C15_C0_1
|
|
|
|
|
2019-02-21 16:38:16 +00:00
|
|
|
#define CORTEX_A73_IMP_DEF_REG2 S3_0_C15_C0_2
|
|
|
|
|
2019-05-02 12:29:25 +01:00
|
|
|
/*******************************************************************************
|
|
|
|
* Helper function to access a73_cpuectlr_el1 register on Cortex-A73 CPUs
|
|
|
|
******************************************************************************/
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
DEFINE_RENAME_SYSREG_RW_FUNCS(a73_cpuectlr_el1, CORTEX_A73_CPUECTLR_EL1)
|
|
|
|
#endif
|
|
|
|
|
2018-11-08 10:20:19 +00:00
|
|
|
#endif /* CORTEX_A73_H */
|