2015-03-19 18:58:55 +00:00
|
|
|
/*
|
2018-01-15 14:45:33 +00:00
|
|
|
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
|
2015-03-19 18:58:55 +00:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2015-03-19 18:58:55 +00:00
|
|
|
*/
|
|
|
|
#ifndef __BOARD_ARM_DEF_H__
|
|
|
|
#define __BOARD_ARM_DEF_H__
|
|
|
|
|
|
|
|
#include <v2m_def.h>
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Required platform porting definitions common to all ARM
|
|
|
|
* development platforms
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Size of cacheable stacks */
|
2016-12-25 14:36:24 +00:00
|
|
|
#if defined(IMAGE_BL1)
|
2015-03-19 18:58:55 +00:00
|
|
|
#if TRUSTED_BOARD_BOOT
|
|
|
|
# define PLATFORM_STACK_SIZE 0x1000
|
|
|
|
#else
|
|
|
|
# define PLATFORM_STACK_SIZE 0x440
|
|
|
|
#endif
|
2016-12-25 14:36:24 +00:00
|
|
|
#elif defined(IMAGE_BL2)
|
2015-03-19 18:58:55 +00:00
|
|
|
# if TRUSTED_BOARD_BOOT
|
|
|
|
# define PLATFORM_STACK_SIZE 0x1000
|
|
|
|
# else
|
|
|
|
# define PLATFORM_STACK_SIZE 0x400
|
|
|
|
# endif
|
2016-12-25 14:36:24 +00:00
|
|
|
#elif defined(IMAGE_BL2U)
|
2015-10-14 15:28:11 +01:00
|
|
|
# define PLATFORM_STACK_SIZE 0x200
|
2016-12-25 14:36:24 +00:00
|
|
|
#elif defined(IMAGE_BL31)
|
2015-03-19 18:58:55 +00:00
|
|
|
# define PLATFORM_STACK_SIZE 0x400
|
2016-12-25 14:36:24 +00:00
|
|
|
#elif defined(IMAGE_BL32)
|
2015-03-19 18:58:55 +00:00
|
|
|
# define PLATFORM_STACK_SIZE 0x440
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
2016-01-20 15:57:35 +00:00
|
|
|
* The constants below are not optimised for memory usage. Platforms that wish
|
2016-07-25 12:04:31 +01:00
|
|
|
* to optimise these constants should set `ARM_BOARD_OPTIMISE_MEM` to 1 and
|
2016-01-20 15:57:35 +00:00
|
|
|
* provide there own values.
|
2015-03-19 18:58:55 +00:00
|
|
|
*/
|
2016-07-25 12:04:31 +01:00
|
|
|
#if !ARM_BOARD_OPTIMISE_MEM
|
2015-03-19 18:58:55 +00:00
|
|
|
/*
|
2016-01-20 15:57:35 +00:00
|
|
|
* PLAT_ARM_MMAP_ENTRIES depends on the number of entries in the
|
|
|
|
* plat_arm_mmap array defined for each BL stage.
|
|
|
|
*
|
|
|
|
* Provide relatively optimised values for the runtime images (BL31 and BL32).
|
|
|
|
* Optimisation is less important for the other, transient boot images so a
|
|
|
|
* common, maximum value is used across these images.
|
2017-02-27 17:23:54 +00:00
|
|
|
*
|
|
|
|
* They are also used for the dynamically mapped regions in the images that
|
|
|
|
* enable dynamic memory mapping.
|
2015-03-19 18:58:55 +00:00
|
|
|
*/
|
2017-11-09 11:34:09 +00:00
|
|
|
#if defined(IMAGE_BL31)
|
|
|
|
# if ENABLE_SPM
|
|
|
|
# define PLAT_ARM_MMAP_ENTRIES 9
|
|
|
|
# define MAX_XLAT_TABLES 7
|
|
|
|
# define PLAT_SP_IMAGE_MMAP_REGIONS 7
|
|
|
|
# define PLAT_SP_IMAGE_MAX_XLAT_TABLES 10
|
|
|
|
# else
|
|
|
|
# define PLAT_ARM_MMAP_ENTRIES 7
|
|
|
|
# define MAX_XLAT_TABLES 5
|
|
|
|
# endif
|
|
|
|
#elif defined(IMAGE_BL32)
|
2017-10-11 16:08:58 +01:00
|
|
|
# define PLAT_ARM_MMAP_ENTRIES 7
|
2017-10-05 21:24:14 +01:00
|
|
|
# define MAX_XLAT_TABLES 5
|
2016-03-07 03:02:57 +00:00
|
|
|
#else
|
2017-10-05 21:24:14 +01:00
|
|
|
# define PLAT_ARM_MMAP_ENTRIES 11
|
2016-03-07 03:02:57 +00:00
|
|
|
# define MAX_XLAT_TABLES 5
|
2015-03-19 18:58:55 +00:00
|
|
|
#endif
|
|
|
|
|
2016-07-25 12:04:31 +01:00
|
|
|
/*
|
|
|
|
* PLAT_ARM_MAX_BL1_RW_SIZE is calculated using the current BL1 RW debug size
|
|
|
|
* plus a little space for growth.
|
|
|
|
*/
|
2017-08-24 07:28:08 +01:00
|
|
|
#define PLAT_ARM_MAX_BL1_RW_SIZE 0xB000
|
2016-07-25 12:04:31 +01:00
|
|
|
|
|
|
|
/*
|
|
|
|
* PLAT_ARM_MAX_BL2_SIZE is calculated using the current BL2 debug size plus a
|
|
|
|
* little space for growth.
|
|
|
|
*/
|
|
|
|
#if TRUSTED_BOARD_BOOT
|
2017-10-13 02:23:42 +01:00
|
|
|
# define PLAT_ARM_MAX_BL2_SIZE 0x1E000
|
2016-07-25 12:04:31 +01:00
|
|
|
#else
|
|
|
|
# define PLAT_ARM_MAX_BL2_SIZE 0xF000
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PLAT_ARM_MAX_BL31_SIZE is calculated using the current BL31 debug size plus a
|
|
|
|
* little space for growth.
|
|
|
|
*/
|
2018-01-11 15:32:32 +00:00
|
|
|
#define PLAT_ARM_MAX_BL31_SIZE 0x20000
|
2016-07-25 12:04:31 +01:00
|
|
|
|
2017-11-14 14:10:10 +00:00
|
|
|
#ifdef AARCH32
|
|
|
|
/*
|
|
|
|
* PLAT_ARM_MAX_BL32_SIZE is calculated for SP_MIN as the AArch32 Secure
|
|
|
|
* Payload.
|
|
|
|
*/
|
|
|
|
# define PLAT_ARM_MAX_BL32_SIZE 0x1D000
|
|
|
|
#endif
|
|
|
|
|
2016-07-25 12:04:31 +01:00
|
|
|
#endif /* ARM_BOARD_OPTIMISE_MEM */
|
2015-03-19 18:58:55 +00:00
|
|
|
|
|
|
|
#define MAX_IO_DEVICES 3
|
|
|
|
#define MAX_IO_HANDLES 4
|
|
|
|
|
|
|
|
#define PLAT_ARM_TRUSTED_SRAM_SIZE 0x00040000 /* 256 KB */
|
|
|
|
|
2017-08-03 09:16:43 +01:00
|
|
|
/* Reserve the last block of flash for PSCI MEM PROTECT flag */
|
2015-03-19 18:58:55 +00:00
|
|
|
#define PLAT_ARM_FIP_BASE V2M_FLASH0_BASE
|
2017-08-03 09:16:43 +01:00
|
|
|
#define PLAT_ARM_FIP_MAX_SIZE (V2M_FLASH0_SIZE - V2M_FLASH_BLOCK_SIZE)
|
2015-03-19 18:58:55 +00:00
|
|
|
|
2016-02-01 11:04:46 +00:00
|
|
|
#define PLAT_ARM_NVM_BASE V2M_FLASH0_BASE
|
2017-08-03 09:16:43 +01:00
|
|
|
#define PLAT_ARM_NVM_SIZE (V2M_FLASH0_SIZE - V2M_FLASH_BLOCK_SIZE)
|
2016-02-01 11:04:46 +00:00
|
|
|
|
2017-08-03 09:16:43 +01:00
|
|
|
/* PSCI memory protect definitions:
|
|
|
|
* This variable is stored in a non-secure flash because some ARM reference
|
|
|
|
* platforms do not have secure NVRAM. Real systems that provided MEM_PROTECT
|
|
|
|
* support must use a secure NVRAM to store the PSCI MEM_PROTECT definitions.
|
|
|
|
*/
|
|
|
|
#define PLAT_ARM_MEM_PROT_ADDR (V2M_FLASH0_BASE + \
|
|
|
|
V2M_FLASH0_SIZE - V2M_FLASH_BLOCK_SIZE)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Map mem_protect flash region with read and write permissions
|
|
|
|
*/
|
|
|
|
#define ARM_V2M_MAP_MEM_PROTECT MAP_REGION_FLAT(PLAT_ARM_MEM_PROT_ADDR, \
|
|
|
|
V2M_FLASH_BLOCK_SIZE, \
|
|
|
|
MT_DEVICE | MT_RW | MT_SECURE)
|
2015-03-19 18:58:55 +00:00
|
|
|
|
|
|
|
#endif /* __BOARD_ARM_DEF_H__ */
|