2018-06-07 16:48:49 +01:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2018 Marvell International Ltd.
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
* https://spdx.org/licenses
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <arch_helpers.h>
|
2018-12-14 00:18:21 +00:00
|
|
|
#include <common/debug.h>
|
|
|
|
#include <drivers/mentor/mi2cv.h>
|
|
|
|
#include <lib/mmio.h>
|
|
|
|
|
2018-06-07 16:48:49 +01:00
|
|
|
#include <mv_ddr_if.h>
|
|
|
|
#include <mvebu_def.h>
|
|
|
|
#include <plat_marvell.h>
|
|
|
|
|
|
|
|
#define MVEBU_AP_MPP_CTRL0_7_REG MVEBU_AP_MPP_REGS(0)
|
|
|
|
#define MVEBU_AP_MPP_CTRL4_OFFS 16
|
|
|
|
#define MVEBU_AP_MPP_CTRL5_OFFS 20
|
|
|
|
#define MVEBU_AP_MPP_CTRL4_I2C0_SDA_ENA 0x3
|
|
|
|
#define MVEBU_AP_MPP_CTRL5_I2C0_SCK_ENA 0x3
|
|
|
|
|
|
|
|
#define MVEBU_CP_MPP_CTRL37_OFFS 20
|
|
|
|
#define MVEBU_CP_MPP_CTRL38_OFFS 24
|
|
|
|
#define MVEBU_CP_MPP_CTRL37_I2C0_SCK_ENA 0x2
|
|
|
|
#define MVEBU_CP_MPP_CTRL38_I2C0_SDA_ENA 0x2
|
|
|
|
|
|
|
|
#define MVEBU_MPP_CTRL_MASK 0xf
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This struct provides the DRAM training code with
|
|
|
|
* the appropriate board DRAM configuration
|
|
|
|
*/
|
|
|
|
static struct mv_ddr_topology_map board_topology_map = {
|
|
|
|
/* MISL board with 1CS 8Gb x4 devices of Micron 2400T */
|
|
|
|
DEBUG_LEVEL_ERROR,
|
|
|
|
0x1, /* active interfaces */
|
|
|
|
/* cs_mask, mirror, dqs_swap, ck_swap X subphys */
|
|
|
|
{ { { {0x1, 0x0, 0, 0}, /* FIXME: change the cs mask for all 64 bit */
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0},
|
|
|
|
{0x1, 0x0, 0, 0} },
|
|
|
|
/* TODO: double check if the speed bin is 2400T */
|
|
|
|
SPEED_BIN_DDR_2400T, /* speed_bin */
|
|
|
|
MV_DDR_DEV_WIDTH_8BIT, /* sdram device width */
|
|
|
|
MV_DDR_DIE_CAP_8GBIT, /* die capacity */
|
|
|
|
MV_DDR_FREQ_SAR, /* frequency */
|
|
|
|
0, 0, /* cas_l, cas_wl */
|
|
|
|
MV_DDR_TEMP_LOW} }, /* temperature */
|
2019-02-25 10:24:29 +00:00
|
|
|
#if DDR32
|
|
|
|
MV_DDR_32BIT_ECC_PUP8_BUS_MASK, /* subphys mask */
|
|
|
|
#else
|
2018-06-07 16:48:49 +01:00
|
|
|
MV_DDR_64BIT_ECC_PUP8_BUS_MASK, /* subphys mask */
|
2019-02-25 10:24:29 +00:00
|
|
|
#endif
|
2019-03-10 14:45:02 +00:00
|
|
|
MV_DDR_CFG_SPD, /* ddr configuration data source */
|
2019-10-06 14:36:27 +01:00
|
|
|
NOT_COMBINED, /* ddr twin-die combined*/
|
2018-06-07 16:48:49 +01:00
|
|
|
{ {0} }, /* raw spd data */
|
|
|
|
{0}, /* timing parameters */
|
|
|
|
{ /* electrical configuration */
|
|
|
|
{ /* memory electrical configuration */
|
|
|
|
MV_DDR_RTT_NOM_PARK_RZQ_DISABLE, /* rtt_nom */
|
|
|
|
{
|
|
|
|
MV_DDR_RTT_NOM_PARK_RZQ_DIV4, /* rtt_park 1cs */
|
|
|
|
MV_DDR_RTT_NOM_PARK_RZQ_DIV1 /* rtt_park 2cs */
|
|
|
|
},
|
|
|
|
{
|
|
|
|
MV_DDR_RTT_WR_DYN_ODT_OFF, /* rtt_wr 1cs */
|
|
|
|
MV_DDR_RTT_WR_RZQ_DIV2 /* rtt_wr 2cs */
|
|
|
|
},
|
|
|
|
MV_DDR_DIC_RZQ_DIV7 /* dic */
|
|
|
|
},
|
|
|
|
{ /* phy electrical configuration */
|
|
|
|
MV_DDR_OHM_30, /* data_drv_p */
|
|
|
|
MV_DDR_OHM_30, /* data_drv_n */
|
|
|
|
MV_DDR_OHM_30, /* ctrl_drv_p */
|
|
|
|
MV_DDR_OHM_30, /* ctrl_drv_n */
|
|
|
|
{
|
|
|
|
MV_DDR_OHM_60, /* odt_p 1cs */
|
|
|
|
MV_DDR_OHM_120 /* odt_p 2cs */
|
|
|
|
},
|
|
|
|
{
|
|
|
|
MV_DDR_OHM_60, /* odt_n 1cs */
|
|
|
|
MV_DDR_OHM_120 /* odt_n 2cs */
|
|
|
|
},
|
|
|
|
},
|
|
|
|
{ /* mac electrical configuration */
|
|
|
|
MV_DDR_ODT_CFG_NORMAL, /* odtcfg_pattern */
|
|
|
|
MV_DDR_ODT_CFG_ALWAYS_ON, /* odtcfg_write */
|
|
|
|
MV_DDR_ODT_CFG_NORMAL, /* odtcfg_read */
|
|
|
|
},
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
struct mv_ddr_topology_map *mv_ddr_topology_map_get(void)
|
|
|
|
{
|
|
|
|
/* Return the board topology as defined in the board code */
|
|
|
|
return &board_topology_map;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void mpp_config(void)
|
|
|
|
{
|
|
|
|
uintptr_t reg;
|
|
|
|
uint32_t val;
|
|
|
|
|
|
|
|
reg = MVEBU_CP_MPP_REGS(0, 4);
|
|
|
|
/* configure CP0 MPP 37 and 38 to i2c */
|
|
|
|
val = mmio_read_32(reg);
|
|
|
|
val &= ~((MVEBU_MPP_CTRL_MASK << MVEBU_CP_MPP_CTRL37_OFFS) |
|
|
|
|
(MVEBU_MPP_CTRL_MASK << MVEBU_CP_MPP_CTRL38_OFFS));
|
|
|
|
val |= (MVEBU_CP_MPP_CTRL37_I2C0_SCK_ENA <<
|
|
|
|
MVEBU_CP_MPP_CTRL37_OFFS) |
|
|
|
|
(MVEBU_CP_MPP_CTRL38_I2C0_SDA_ENA <<
|
|
|
|
MVEBU_CP_MPP_CTRL38_OFFS);
|
|
|
|
mmio_write_32(reg, val);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This function may modify the default DRAM parameters
|
|
|
|
* based on information received from SPD or bootloader
|
|
|
|
* configuration located on non volatile storage
|
|
|
|
*/
|
|
|
|
void plat_marvell_dram_update_topology(void)
|
|
|
|
{
|
|
|
|
struct mv_ddr_topology_map *tm = mv_ddr_topology_map_get();
|
|
|
|
|
|
|
|
INFO("Gathering DRAM information\n");
|
|
|
|
|
|
|
|
if (tm->cfg_src == MV_DDR_CFG_SPD) {
|
|
|
|
/* configure MPPs to enable i2c */
|
|
|
|
mpp_config();
|
|
|
|
|
|
|
|
/* initialize i2c */
|
|
|
|
i2c_init((void *)MVEBU_CP0_I2C_BASE);
|
|
|
|
|
|
|
|
/* select SPD memory page 0 to access DRAM configuration */
|
2020-03-03 16:29:50 +00:00
|
|
|
i2c_write(I2C_SPD_P0_ADDR, 0x0, 1, tm->spd_data.all_bytes, 0);
|
2018-06-07 16:48:49 +01:00
|
|
|
|
|
|
|
/* read data from spd */
|
|
|
|
i2c_read(I2C_SPD_ADDR, 0x0, 1, tm->spd_data.all_bytes,
|
|
|
|
sizeof(tm->spd_data.all_bytes));
|
|
|
|
}
|
|
|
|
}
|