2015-03-19 18:58:55 +00:00
|
|
|
/*
|
2017-04-24 16:49:28 +01:00
|
|
|
* Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
|
2015-03-19 18:58:55 +00:00
|
|
|
*
|
2017-05-03 09:38:09 +01:00
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
2015-03-19 18:58:55 +00:00
|
|
|
*/
|
|
|
|
#include <arm_def.h>
|
|
|
|
#include <plat_arm.h>
|
|
|
|
|
|
|
|
/*
|
2016-05-18 16:11:47 +01:00
|
|
|
* Table of memory regions for different BL stages to map using the MMU.
|
|
|
|
* This doesn't include Trusted SRAM as arm_setup_page_tables() already
|
|
|
|
* takes care of mapping it.
|
2015-03-19 18:58:55 +00:00
|
|
|
*/
|
2016-12-25 14:36:24 +00:00
|
|
|
#ifdef IMAGE_BL1
|
2015-03-19 18:58:55 +00:00
|
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
|
|
ARM_MAP_SHARED_RAM,
|
2015-10-06 14:01:35 +01:00
|
|
|
V2M_MAP_FLASH0_RO,
|
2015-03-19 18:58:55 +00:00
|
|
|
V2M_MAP_IOFPGA,
|
|
|
|
CSS_MAP_DEVICE,
|
|
|
|
SOC_CSS_MAP_DEVICE,
|
2015-10-11 14:14:55 +01:00
|
|
|
#if TRUSTED_BOARD_BOOT
|
2017-05-26 15:48:10 +01:00
|
|
|
/* Map DRAM to authenticate NS_BL2U image. */
|
2015-10-11 14:14:55 +01:00
|
|
|
ARM_MAP_NS_DRAM1,
|
|
|
|
#endif
|
2015-03-19 18:58:55 +00:00
|
|
|
{0}
|
|
|
|
};
|
|
|
|
#endif
|
2016-12-25 14:36:24 +00:00
|
|
|
#ifdef IMAGE_BL2
|
2015-03-19 18:58:55 +00:00
|
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
|
|
ARM_MAP_SHARED_RAM,
|
2015-10-06 14:01:35 +01:00
|
|
|
V2M_MAP_FLASH0_RO,
|
2015-03-19 18:58:55 +00:00
|
|
|
V2M_MAP_IOFPGA,
|
|
|
|
CSS_MAP_DEVICE,
|
|
|
|
SOC_CSS_MAP_DEVICE,
|
|
|
|
ARM_MAP_NS_DRAM1,
|
|
|
|
ARM_MAP_TSP_SEC_MEM,
|
2017-04-24 16:49:28 +01:00
|
|
|
#ifdef SPD_opteed
|
|
|
|
ARM_OPTEE_PAGEABLE_LOAD_MEM,
|
|
|
|
#endif
|
2015-03-19 18:58:55 +00:00
|
|
|
{0}
|
|
|
|
};
|
|
|
|
#endif
|
2016-12-25 14:36:24 +00:00
|
|
|
#ifdef IMAGE_BL2U
|
2015-10-14 15:28:11 +01:00
|
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
|
|
ARM_MAP_SHARED_RAM,
|
|
|
|
CSS_MAP_DEVICE,
|
|
|
|
SOC_CSS_MAP_DEVICE,
|
|
|
|
{0}
|
|
|
|
};
|
|
|
|
#endif
|
2016-12-25 14:36:24 +00:00
|
|
|
#ifdef IMAGE_BL31
|
2015-03-19 18:58:55 +00:00
|
|
|
const mmap_region_t plat_arm_mmap[] = {
|
|
|
|
ARM_MAP_SHARED_RAM,
|
|
|
|
V2M_MAP_IOFPGA,
|
|
|
|
CSS_MAP_DEVICE,
|
2016-11-14 12:44:32 +00:00
|
|
|
#if CSS_USE_SCMI_DRIVER
|
|
|
|
/*
|
|
|
|
* The SCMI payload area is currently in the Non Secure SRAM. This is
|
|
|
|
* a potential security risk but this will be resolved once SCP
|
|
|
|
* completely replaces SCPI with SCMI as the only communication
|
|
|
|
* protocol.
|
|
|
|
*/
|
|
|
|
CSS_MAP_NSRAM,
|
|
|
|
#endif
|
2015-03-19 18:58:55 +00:00
|
|
|
SOC_CSS_MAP_DEVICE,
|
|
|
|
{0}
|
|
|
|
};
|
|
|
|
#endif
|
2016-12-25 14:36:24 +00:00
|
|
|
#ifdef IMAGE_BL32
|
2015-03-19 18:58:55 +00:00
|
|
|
const mmap_region_t plat_arm_mmap[] = {
|
2016-11-14 12:00:41 +00:00
|
|
|
#ifdef AARCH32
|
|
|
|
ARM_MAP_SHARED_RAM,
|
|
|
|
#endif
|
2015-03-19 18:58:55 +00:00
|
|
|
V2M_MAP_IOFPGA,
|
|
|
|
CSS_MAP_DEVICE,
|
|
|
|
SOC_CSS_MAP_DEVICE,
|
|
|
|
{0}
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
|
|
|
ARM_CASSERT_MMAP
|