2018-03-07 10:29:57 +00:00
|
|
|
/*
|
2020-02-12 05:06:20 +00:00
|
|
|
* Copyright (c) 2018-2020, ARM Limited and Contributors. All rights reserved.
|
2018-03-07 10:29:57 +00:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
*/
|
|
|
|
|
2018-11-08 10:20:19 +00:00
|
|
|
#ifndef PLATFORM_DEF_H
|
|
|
|
#define PLATFORM_DEF_H
|
2018-03-07 10:29:57 +00:00
|
|
|
|
|
|
|
#include <sgm_base_platform_def.h>
|
|
|
|
|
2019-12-13 16:23:18 +00:00
|
|
|
#define PLAT_MAX_CPUS_PER_CLUSTER U(8)
|
|
|
|
#define PLAT_MAX_PE_PER_CPU U(1)
|
2018-03-07 10:29:57 +00:00
|
|
|
|
2020-02-12 05:06:20 +00:00
|
|
|
#define PLAT_ARM_DRAM2_BASE ULL(0x880000000)
|
|
|
|
#define PLAT_ARM_DRAM2_SIZE ULL(0x180000000)
|
|
|
|
|
2019-06-21 17:07:13 +01:00
|
|
|
/*
|
|
|
|
* Physical and virtual address space limits for MMU in AARCH64 & AARCH32 modes
|
|
|
|
*/
|
2019-07-09 22:02:43 +01:00
|
|
|
#ifdef __aarch64__
|
2019-06-21 17:07:13 +01:00
|
|
|
#define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << 36)
|
|
|
|
#define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << 36)
|
|
|
|
#else
|
|
|
|
#define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << 32)
|
|
|
|
#define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << 32)
|
|
|
|
#endif
|
|
|
|
|
2018-11-08 10:20:19 +00:00
|
|
|
#endif /* PLATFORM_DEF_H */
|