2013-10-25 09:08:21 +01:00
|
|
|
/*
|
2015-10-02 17:56:48 +01:00
|
|
|
* Copyright (c) 2013-2015, ARM Limited and Contributors. All rights reserved.
|
2013-10-25 09:08:21 +01:00
|
|
|
*
|
|
|
|
|
* Redistribution and use in source and binary forms, with or without
|
|
|
|
|
* modification, are permitted provided that the following conditions are met:
|
|
|
|
|
*
|
|
|
|
|
* Redistributions of source code must retain the above copyright notice, this
|
|
|
|
|
* list of conditions and the following disclaimer.
|
|
|
|
|
*
|
|
|
|
|
* Redistributions in binary form must reproduce the above copyright notice,
|
|
|
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
|
|
|
* and/or other materials provided with the distribution.
|
|
|
|
|
*
|
|
|
|
|
* Neither the name of ARM nor the names of its contributors may be used
|
|
|
|
|
* to endorse or promote products derived from this software without specific
|
|
|
|
|
* prior written permission.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
|
|
|
|
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
|
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
|
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
|
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
|
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
|
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
|
* POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <arch.h>
|
2014-04-09 13:14:54 +01:00
|
|
|
#include <asm_macros.S>
|
2013-10-25 09:08:21 +01:00
|
|
|
#include <bl_common.h>
|
Add descriptor based image management support in BL1
As of now BL1 loads and execute BL2 based on hard coded information
provided in BL1. But due to addition of support for upcoming Firmware
Update feature, BL1 now require more flexible approach to load and
run different images using information provided by the platform.
This patch adds new mechanism to load and execute images based on
platform provided image id's. BL1 now queries the platform to fetch
the image id of the next image to be loaded and executed. In order
to achieve this, a new struct image_desc_t was added which holds the
information about images, such as: ep_info and image_info.
This patch introduces following platform porting functions:
unsigned int bl1_plat_get_next_image_id(void);
This is used to identify the next image to be loaded
and executed by BL1.
struct image_desc *bl1_plat_get_image_desc(unsigned int image_id);
This is used to retrieve the image_desc for given image_id.
void bl1_plat_set_ep_info(unsigned int image_id,
struct entry_point_info *ep_info);
This function allows platforms to update ep_info for given
image_id.
The plat_bl1_common.c file provides default weak implementations of
all above functions, the `bl1_plat_get_image_desc()` always return
BL2 image descriptor, the `bl1_plat_get_next_image_id()` always return
BL2 image ID and `bl1_plat_set_ep_info()` is empty and just returns.
These functions gets compiled into all BL1 platforms by default.
Platform setup in BL1, using `bl1_platform_setup()`, is now done
_after_ the initialization of authentication module. This change
provides the opportunity to use authentication while doing the
platform setup in BL1.
In order to store secure/non-secure context, BL31 uses percpu_data[]
to store context pointer for each core. In case of BL1 only the
primary CPU will be active hence percpu_data[] is not required to
store the context pointer.
This patch introduce bl1_cpu_context[] and bl1_cpu_context_ptr[] to
store the context and context pointers respectively. It also also
re-defines cm_get_context() and cm_set_context() for BL1 in
bl1/bl1_context_mgmt.c.
BL1 now follows the BL31 pattern of using SP_EL0 for the C runtime
environment, to support resuming execution from a previously saved
context.
NOTE: THE `bl1_plat_set_bl2_ep_info()` PLATFORM PORTING FUNCTION IS
NO LONGER CALLED BY BL1 COMMON CODE. PLATFORMS THAT OVERRIDE
THIS FUNCTION MAY NEED TO IMPLEMENT `bl1_plat_set_ep_info()`
INSTEAD TO MAINTAIN EXISTING BEHAVIOUR.
Change-Id: Ieee4c124b951c2e9bc1c1013fa2073221195d881
2015-10-09 18:06:13 +01:00
|
|
|
#include <context.h>
|
2013-10-25 09:08:21 +01:00
|
|
|
|
2014-03-24 10:24:08 +00:00
|
|
|
.globl bl1_exceptions
|
2013-10-25 09:08:21 +01:00
|
|
|
|
2014-01-18 16:50:09 +00:00
|
|
|
.section .vectors, "ax"; .align 11
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
/* -----------------------------------------------------
|
2014-03-24 10:24:08 +00:00
|
|
|
* Very simple stackless exception handlers used by BL1.
|
2013-10-25 09:08:21 +01:00
|
|
|
* -----------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
.align 7
|
2014-03-24 10:24:08 +00:00
|
|
|
bl1_exceptions:
|
2013-10-25 09:08:21 +01:00
|
|
|
/* -----------------------------------------------------
|
2014-08-06 11:27:23 +01:00
|
|
|
* Current EL with SP0 : 0x0 - 0x200
|
2013-10-25 09:08:21 +01:00
|
|
|
* -----------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
SynchronousExceptionSP0:
|
|
|
|
|
mov x0, #SYNC_EXCEPTION_SP_EL0
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SynchronousExceptionSP0
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SynchronousExceptionSP0
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
IrqSP0:
|
|
|
|
|
mov x0, #IRQ_SP_EL0
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b IrqSP0
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size IrqSP0
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
FiqSP0:
|
|
|
|
|
mov x0, #FIQ_SP_EL0
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b FiqSP0
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size FiqSP0
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
SErrorSP0:
|
|
|
|
|
mov x0, #SERROR_SP_EL0
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SErrorSP0
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SErrorSP0
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
/* -----------------------------------------------------
|
2014-08-06 11:27:23 +01:00
|
|
|
* Current EL with SPx: 0x200 - 0x400
|
2013-10-25 09:08:21 +01:00
|
|
|
* -----------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
.align 7
|
|
|
|
|
SynchronousExceptionSPx:
|
|
|
|
|
mov x0, #SYNC_EXCEPTION_SP_ELX
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SynchronousExceptionSPx
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SynchronousExceptionSPx
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
IrqSPx:
|
|
|
|
|
mov x0, #IRQ_SP_ELX
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b IrqSPx
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size IrqSPx
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
FiqSPx:
|
|
|
|
|
mov x0, #FIQ_SP_ELX
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b FiqSPx
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size FiqSPx
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
SErrorSPx:
|
|
|
|
|
mov x0, #SERROR_SP_ELX
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SErrorSPx
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SErrorSPx
|
2013-10-25 09:08:21 +01:00
|
|
|
|
|
|
|
|
/* -----------------------------------------------------
|
2014-08-06 11:27:23 +01:00
|
|
|
* Lower EL using AArch64 : 0x400 - 0x600
|
2013-10-25 09:08:21 +01:00
|
|
|
* -----------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
.align 7
|
|
|
|
|
SynchronousExceptionA64:
|
2014-08-04 23:13:10 +01:00
|
|
|
/* Enable the SError interrupt */
|
|
|
|
|
msr daifclr, #DAIF_ABT_BIT
|
|
|
|
|
|
Add descriptor based image management support in BL1
As of now BL1 loads and execute BL2 based on hard coded information
provided in BL1. But due to addition of support for upcoming Firmware
Update feature, BL1 now require more flexible approach to load and
run different images using information provided by the platform.
This patch adds new mechanism to load and execute images based on
platform provided image id's. BL1 now queries the platform to fetch
the image id of the next image to be loaded and executed. In order
to achieve this, a new struct image_desc_t was added which holds the
information about images, such as: ep_info and image_info.
This patch introduces following platform porting functions:
unsigned int bl1_plat_get_next_image_id(void);
This is used to identify the next image to be loaded
and executed by BL1.
struct image_desc *bl1_plat_get_image_desc(unsigned int image_id);
This is used to retrieve the image_desc for given image_id.
void bl1_plat_set_ep_info(unsigned int image_id,
struct entry_point_info *ep_info);
This function allows platforms to update ep_info for given
image_id.
The plat_bl1_common.c file provides default weak implementations of
all above functions, the `bl1_plat_get_image_desc()` always return
BL2 image descriptor, the `bl1_plat_get_next_image_id()` always return
BL2 image ID and `bl1_plat_set_ep_info()` is empty and just returns.
These functions gets compiled into all BL1 platforms by default.
Platform setup in BL1, using `bl1_platform_setup()`, is now done
_after_ the initialization of authentication module. This change
provides the opportunity to use authentication while doing the
platform setup in BL1.
In order to store secure/non-secure context, BL31 uses percpu_data[]
to store context pointer for each core. In case of BL1 only the
primary CPU will be active hence percpu_data[] is not required to
store the context pointer.
This patch introduce bl1_cpu_context[] and bl1_cpu_context_ptr[] to
store the context and context pointers respectively. It also also
re-defines cm_get_context() and cm_set_context() for BL1 in
bl1/bl1_context_mgmt.c.
BL1 now follows the BL31 pattern of using SP_EL0 for the C runtime
environment, to support resuming execution from a previously saved
context.
NOTE: THE `bl1_plat_set_bl2_ep_info()` PLATFORM PORTING FUNCTION IS
NO LONGER CALLED BY BL1 COMMON CODE. PLATFORMS THAT OVERRIDE
THIS FUNCTION MAY NEED TO IMPLEMENT `bl1_plat_set_ep_info()`
INSTEAD TO MAINTAIN EXISTING BEHAVIOUR.
Change-Id: Ieee4c124b951c2e9bc1c1013fa2073221195d881
2015-10-09 18:06:13 +01:00
|
|
|
str x30, [sp, #CTX_GPREGS_OFFSET + CTX_GPREG_LR]
|
|
|
|
|
|
2015-09-29 13:38:20 +01:00
|
|
|
/* Expect only SMC exceptions */
|
Add descriptor based image management support in BL1
As of now BL1 loads and execute BL2 based on hard coded information
provided in BL1. But due to addition of support for upcoming Firmware
Update feature, BL1 now require more flexible approach to load and
run different images using information provided by the platform.
This patch adds new mechanism to load and execute images based on
platform provided image id's. BL1 now queries the platform to fetch
the image id of the next image to be loaded and executed. In order
to achieve this, a new struct image_desc_t was added which holds the
information about images, such as: ep_info and image_info.
This patch introduces following platform porting functions:
unsigned int bl1_plat_get_next_image_id(void);
This is used to identify the next image to be loaded
and executed by BL1.
struct image_desc *bl1_plat_get_image_desc(unsigned int image_id);
This is used to retrieve the image_desc for given image_id.
void bl1_plat_set_ep_info(unsigned int image_id,
struct entry_point_info *ep_info);
This function allows platforms to update ep_info for given
image_id.
The plat_bl1_common.c file provides default weak implementations of
all above functions, the `bl1_plat_get_image_desc()` always return
BL2 image descriptor, the `bl1_plat_get_next_image_id()` always return
BL2 image ID and `bl1_plat_set_ep_info()` is empty and just returns.
These functions gets compiled into all BL1 platforms by default.
Platform setup in BL1, using `bl1_platform_setup()`, is now done
_after_ the initialization of authentication module. This change
provides the opportunity to use authentication while doing the
platform setup in BL1.
In order to store secure/non-secure context, BL31 uses percpu_data[]
to store context pointer for each core. In case of BL1 only the
primary CPU will be active hence percpu_data[] is not required to
store the context pointer.
This patch introduce bl1_cpu_context[] and bl1_cpu_context_ptr[] to
store the context and context pointers respectively. It also also
re-defines cm_get_context() and cm_set_context() for BL1 in
bl1/bl1_context_mgmt.c.
BL1 now follows the BL31 pattern of using SP_EL0 for the C runtime
environment, to support resuming execution from a previously saved
context.
NOTE: THE `bl1_plat_set_bl2_ep_info()` PLATFORM PORTING FUNCTION IS
NO LONGER CALLED BY BL1 COMMON CODE. PLATFORMS THAT OVERRIDE
THIS FUNCTION MAY NEED TO IMPLEMENT `bl1_plat_set_ep_info()`
INSTEAD TO MAINTAIN EXISTING BEHAVIOUR.
Change-Id: Ieee4c124b951c2e9bc1c1013fa2073221195d881
2015-10-09 18:06:13 +01:00
|
|
|
mrs x30, esr_el3
|
|
|
|
|
ubfx x30, x30, #ESR_EC_SHIFT, #ESR_EC_LENGTH
|
|
|
|
|
cmp x30, #EC_AARCH64_SMC
|
2015-09-29 13:38:20 +01:00
|
|
|
b.ne unexpected_sync_exception
|
2014-05-15 18:27:15 +01:00
|
|
|
|
2015-09-29 13:38:20 +01:00
|
|
|
b smc_handler64
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SynchronousExceptionA64
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
IrqA64:
|
|
|
|
|
mov x0, #IRQ_AARCH64
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b IrqA64
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size IrqA64
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
FiqA64:
|
|
|
|
|
mov x0, #FIQ_AARCH64
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b FiqA64
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size FiqA64
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
SErrorA64:
|
|
|
|
|
mov x0, #SERROR_AARCH64
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SErrorA64
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SErrorA64
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
/* -----------------------------------------------------
|
2014-08-06 11:27:23 +01:00
|
|
|
* Lower EL using AArch32 : 0x600 - 0x800
|
2014-02-07 15:50:57 +00:00
|
|
|
* -----------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
.align 7
|
|
|
|
|
SynchronousExceptionA32:
|
|
|
|
|
mov x0, #SYNC_EXCEPTION_AARCH32
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SynchronousExceptionA32
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SynchronousExceptionA32
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
IrqA32:
|
|
|
|
|
mov x0, #IRQ_AARCH32
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b IrqA32
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size IrqA32
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
FiqA32:
|
|
|
|
|
mov x0, #FIQ_AARCH32
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b FiqA32
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size FiqA32
|
2014-02-07 15:50:57 +00:00
|
|
|
|
|
|
|
|
.align 7
|
|
|
|
|
SErrorA32:
|
|
|
|
|
mov x0, #SERROR_AARCH32
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
b SErrorA32
|
2014-02-07 15:53:18 +00:00
|
|
|
check_vector_size SErrorA32
|
2015-09-29 13:38:20 +01:00
|
|
|
|
|
|
|
|
|
|
|
|
|
func smc_handler64
|
Add descriptor based image management support in BL1
As of now BL1 loads and execute BL2 based on hard coded information
provided in BL1. But due to addition of support for upcoming Firmware
Update feature, BL1 now require more flexible approach to load and
run different images using information provided by the platform.
This patch adds new mechanism to load and execute images based on
platform provided image id's. BL1 now queries the platform to fetch
the image id of the next image to be loaded and executed. In order
to achieve this, a new struct image_desc_t was added which holds the
information about images, such as: ep_info and image_info.
This patch introduces following platform porting functions:
unsigned int bl1_plat_get_next_image_id(void);
This is used to identify the next image to be loaded
and executed by BL1.
struct image_desc *bl1_plat_get_image_desc(unsigned int image_id);
This is used to retrieve the image_desc for given image_id.
void bl1_plat_set_ep_info(unsigned int image_id,
struct entry_point_info *ep_info);
This function allows platforms to update ep_info for given
image_id.
The plat_bl1_common.c file provides default weak implementations of
all above functions, the `bl1_plat_get_image_desc()` always return
BL2 image descriptor, the `bl1_plat_get_next_image_id()` always return
BL2 image ID and `bl1_plat_set_ep_info()` is empty and just returns.
These functions gets compiled into all BL1 platforms by default.
Platform setup in BL1, using `bl1_platform_setup()`, is now done
_after_ the initialization of authentication module. This change
provides the opportunity to use authentication while doing the
platform setup in BL1.
In order to store secure/non-secure context, BL31 uses percpu_data[]
to store context pointer for each core. In case of BL1 only the
primary CPU will be active hence percpu_data[] is not required to
store the context pointer.
This patch introduce bl1_cpu_context[] and bl1_cpu_context_ptr[] to
store the context and context pointers respectively. It also also
re-defines cm_get_context() and cm_set_context() for BL1 in
bl1/bl1_context_mgmt.c.
BL1 now follows the BL31 pattern of using SP_EL0 for the C runtime
environment, to support resuming execution from a previously saved
context.
NOTE: THE `bl1_plat_set_bl2_ep_info()` PLATFORM PORTING FUNCTION IS
NO LONGER CALLED BY BL1 COMMON CODE. PLATFORMS THAT OVERRIDE
THIS FUNCTION MAY NEED TO IMPLEMENT `bl1_plat_set_ep_info()`
INSTEAD TO MAINTAIN EXISTING BEHAVIOUR.
Change-Id: Ieee4c124b951c2e9bc1c1013fa2073221195d881
2015-10-09 18:06:13 +01:00
|
|
|
/* ----------------------------------------------
|
|
|
|
|
* Switch back to SP_EL0 for the C runtime stack.
|
|
|
|
|
* ----------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
ldr x30, [sp, #CTX_EL3STATE_OFFSET + CTX_RUNTIME_SP]
|
|
|
|
|
msr spsel, #0
|
|
|
|
|
mov sp, x30
|
|
|
|
|
|
2015-09-29 13:38:20 +01:00
|
|
|
/* ---------------------------------------------------------------------
|
|
|
|
|
* Only a single SMC exception from BL2 to ask BL1 to pass EL3 control
|
|
|
|
|
* to BL31 is expected here. It expects:
|
|
|
|
|
* - X0 with RUN_IMAGE SMC function ID;
|
|
|
|
|
* - X1 with the address of a entry_point_info_t structure describing
|
|
|
|
|
* the BL31 entrypoint.
|
|
|
|
|
* ---------------------------------------------------------------------
|
|
|
|
|
*/
|
|
|
|
|
mov x19, x0
|
|
|
|
|
mov x20, x1
|
|
|
|
|
|
|
|
|
|
mov x0, #RUN_IMAGE
|
|
|
|
|
cmp x19, x0
|
|
|
|
|
b.ne unexpected_sync_exception
|
|
|
|
|
|
|
|
|
|
mov x0, x20
|
2015-10-27 15:52:33 +00:00
|
|
|
bl bl1_print_bl31_ep_info
|
2015-09-29 13:38:20 +01:00
|
|
|
|
|
|
|
|
ldp x0, x1, [x20, #ENTRY_POINT_INFO_PC_OFFSET]
|
|
|
|
|
msr elr_el3, x0
|
|
|
|
|
msr spsr_el3, x1
|
|
|
|
|
ubfx x0, x1, #MODE_EL_SHIFT, #2
|
|
|
|
|
cmp x0, #MODE_EL3
|
|
|
|
|
b.ne unexpected_sync_exception
|
|
|
|
|
|
|
|
|
|
bl disable_mmu_icache_el3
|
|
|
|
|
tlbi alle3
|
|
|
|
|
|
2015-11-10 10:01:19 +00:00
|
|
|
#if SPIN_ON_BL1_EXIT
|
|
|
|
|
bl print_debug_loop_message
|
|
|
|
|
debug_loop:
|
|
|
|
|
b debug_loop
|
|
|
|
|
#endif
|
|
|
|
|
|
2015-11-10 15:01:57 +00:00
|
|
|
mov x0, x20
|
2015-10-05 16:59:38 +01:00
|
|
|
bl bl1_plat_prepare_exit
|
|
|
|
|
|
2015-09-29 13:38:20 +01:00
|
|
|
ldp x6, x7, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x30)]
|
|
|
|
|
ldp x4, x5, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x20)]
|
|
|
|
|
ldp x2, x3, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x10)]
|
|
|
|
|
ldp x0, x1, [x20, #(ENTRY_POINT_INFO_ARGS_OFFSET + 0x0)]
|
|
|
|
|
eret
|
|
|
|
|
endfunc smc_handler64
|
|
|
|
|
|
|
|
|
|
unexpected_sync_exception:
|
|
|
|
|
mov x0, #SYNC_EXCEPTION_AARCH64
|
|
|
|
|
bl plat_report_exception
|
|
|
|
|
wfi
|
|
|
|
|
b unexpected_sync_exception
|
