2019-01-15 02:34:04 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
|
|
|
|
|
*
|
|
|
|
|
* SPDX-License-Identifier: BSD-3-Clause
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __IMX_SIP_SVC_H__
|
|
|
|
|
#define __IMX_SIP_SVC_H__
|
|
|
|
|
|
|
|
|
|
/* SMC function IDs for SiP Service queries */
|
2019-01-15 02:56:36 +00:00
|
|
|
#define IMX_SIP_CPUFREQ 0xC2000001
|
|
|
|
|
#define IMX_SIP_SET_CPUFREQ 0x00
|
|
|
|
|
|
2019-01-15 02:34:04 +00:00
|
|
|
#define IMX_SIP_SRTC 0xC2000002
|
|
|
|
|
#define IMX_SIP_SRTC_SET_TIME 0x00
|
|
|
|
|
|
2019-01-18 02:43:59 +00:00
|
|
|
#define IMX_SIP_BUILDINFO 0xC2000003
|
|
|
|
|
#define IMX_SIP_BUILDINFO_GET_COMMITHASH 0x00
|
|
|
|
|
|
feat(plat/imx8m): add SiP call for secondary boot
In iMX8MM it is possible to have two copies of bootloader in
SD/eMMC and switch between them. The switch is triggered either
by the BootROM in case the bootloader image is faulty OR can be
enforced by the user. To trigger that switch the
PERSIST_SECONDARY_BOOT bit should be set in GPR10 SRC register.
As the bit is retained after WARM reset, that permits to control
BootROM behavior regarding what boot image it will boot after
reset: primary or secondary.
This is useful for reliable bootloader A/B updates, as it permits
switching between two copies of bootloader at different offsets of
the same storage.
If the PERSIST_SECONDARY_BOOT is 0, the boot ROM uses address
0x8400 for the primary image. If the PERSIST_SECONDARY_BOOT is 1,
the boot ROM reads that secondary image table from address 0x8200
on the boot media and uses the address specified in the table for
the secondary image.
Secondary Image Table contains the sector of secondary bootloader
image, exluding the offset to that image (explained below in the
note). To generate the Secondary Image Table, use e.g.:
$ printf '\x0\x0\x0\x0\x0\x0\x0\x0\x33\x22\x11'
'\x00\x00\x10\x0\x0\x00\x0\x0\x0'
> /tmp/sit.bin
$ hexdump -vC /tmp/sit.bin
00000000 00 00 00 00
00000004 00 00 00 00
00000008 33 22 11 00 <--- This is the "tag"
0000000c 00 10 00 00 <--- This is the "firstSectorNumber"
00000010 00 00 00 00
You can also use NXP script from [1][2] imx-mkimage tool for
SIT generation. Note that the firstSectorNumber is NOT the offset
of the IVT, but an offset of the IVT decremented by Image Vector
Table offset (Table 6-25. Image Vector Table Offset and Initial
Load Region Size for iMX8MM/MQ), so for secondary SPL copy at
offset 0x1042 sectors, firstSectorNumber must be 0x1000
(0x42 sectors * 512 = 0x8400 bytes offset).
In order to test redundant boot board should be closed and
SD/MMC manufacture mode disabled, as secondary boot is not
supported in the SD/MMC manufacture mode, which can be disabled
by blowing DISABLE_SDMMC_MFG (example for iMX8MM):
> fuse prog -y 2 1 0x00800000
For additional details check i.MX 8M Mini Apllication Processor
Reference Manual, 6.1.5.4.5 Redundant boot support for
expansion device chapter.
[1] https://source.codeaurora.org/external/imx/imx-mkimage/
[2] scripts/gen_sit.sh
Change-Id: I0a5cea7295a4197f6c89183d74b4011cada52d4c
Signed-off-by: Igor Opaniuk <igor.opaniuk@foundries.io>
2021-03-10 11:42:55 +00:00
|
|
|
#define IMX_SIP_SRC 0xC2000005
|
|
|
|
|
#define IMX_SIP_SRC_SET_SECONDARY_BOOT 0x10
|
|
|
|
|
#define IMX_SIP_SRC_IS_SECONDARY_BOOT 0x11
|
|
|
|
|
|
2019-05-10 11:07:41 +01:00
|
|
|
#define IMX_SIP_GET_SOC_INFO 0xC2000006
|
|
|
|
|
|
2019-01-18 02:01:50 +00:00
|
|
|
#define IMX_SIP_WAKEUP_SRC 0xC2000009
|
|
|
|
|
#define IMX_SIP_WAKEUP_SRC_SCU 0x1
|
|
|
|
|
#define IMX_SIP_WAKEUP_SRC_IRQSTEER 0x2
|
|
|
|
|
|
2019-01-18 02:27:48 +00:00
|
|
|
#define IMX_SIP_OTP_READ 0xC200000A
|
|
|
|
|
#define IMX_SIP_OTP_WRITE 0xC200000B
|
|
|
|
|
|
2019-01-18 02:35:54 +00:00
|
|
|
#define IMX_SIP_MISC_SET_TEMP 0xC200000C
|
|
|
|
|
|
2020-07-10 07:18:01 +01:00
|
|
|
#define IMX_SIP_AARCH32 0xC20000FD
|
|
|
|
|
|
|
|
|
|
int imx_kernel_entry_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3,
|
|
|
|
|
u_register_t x4);
|
2019-05-10 11:07:41 +01:00
|
|
|
#if defined(PLAT_imx8mq)
|
|
|
|
|
int imx_soc_info_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3);
|
|
|
|
|
#endif
|
|
|
|
|
|
feat(plat/imx8m): add SiP call for secondary boot
In iMX8MM it is possible to have two copies of bootloader in
SD/eMMC and switch between them. The switch is triggered either
by the BootROM in case the bootloader image is faulty OR can be
enforced by the user. To trigger that switch the
PERSIST_SECONDARY_BOOT bit should be set in GPR10 SRC register.
As the bit is retained after WARM reset, that permits to control
BootROM behavior regarding what boot image it will boot after
reset: primary or secondary.
This is useful for reliable bootloader A/B updates, as it permits
switching between two copies of bootloader at different offsets of
the same storage.
If the PERSIST_SECONDARY_BOOT is 0, the boot ROM uses address
0x8400 for the primary image. If the PERSIST_SECONDARY_BOOT is 1,
the boot ROM reads that secondary image table from address 0x8200
on the boot media and uses the address specified in the table for
the secondary image.
Secondary Image Table contains the sector of secondary bootloader
image, exluding the offset to that image (explained below in the
note). To generate the Secondary Image Table, use e.g.:
$ printf '\x0\x0\x0\x0\x0\x0\x0\x0\x33\x22\x11'
'\x00\x00\x10\x0\x0\x00\x0\x0\x0'
> /tmp/sit.bin
$ hexdump -vC /tmp/sit.bin
00000000 00 00 00 00
00000004 00 00 00 00
00000008 33 22 11 00 <--- This is the "tag"
0000000c 00 10 00 00 <--- This is the "firstSectorNumber"
00000010 00 00 00 00
You can also use NXP script from [1][2] imx-mkimage tool for
SIT generation. Note that the firstSectorNumber is NOT the offset
of the IVT, but an offset of the IVT decremented by Image Vector
Table offset (Table 6-25. Image Vector Table Offset and Initial
Load Region Size for iMX8MM/MQ), so for secondary SPL copy at
offset 0x1042 sectors, firstSectorNumber must be 0x1000
(0x42 sectors * 512 = 0x8400 bytes offset).
In order to test redundant boot board should be closed and
SD/MMC manufacture mode disabled, as secondary boot is not
supported in the SD/MMC manufacture mode, which can be disabled
by blowing DISABLE_SDMMC_MFG (example for iMX8MM):
> fuse prog -y 2 1 0x00800000
For additional details check i.MX 8M Mini Apllication Processor
Reference Manual, 6.1.5.4.5 Redundant boot support for
expansion device chapter.
[1] https://source.codeaurora.org/external/imx/imx-mkimage/
[2] scripts/gen_sit.sh
Change-Id: I0a5cea7295a4197f6c89183d74b4011cada52d4c
Signed-off-by: Igor Opaniuk <igor.opaniuk@foundries.io>
2021-03-10 11:42:55 +00:00
|
|
|
#if defined(PLAT_imx8mm) || defined(PLAT_imx8mq)
|
|
|
|
|
int imx_src_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3, void *handle);
|
|
|
|
|
#endif
|
|
|
|
|
|
2019-05-20 09:28:50 +01:00
|
|
|
#if (defined(PLAT_imx8qm) || defined(PLAT_imx8qx))
|
2019-01-15 02:56:36 +00:00
|
|
|
int imx_cpufreq_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3);
|
2019-01-15 02:34:04 +00:00
|
|
|
int imx_srtc_handler(uint32_t smc_fid, void *handle, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3, u_register_t x4);
|
2019-01-18 02:01:50 +00:00
|
|
|
int imx_wakeup_src_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3);
|
2019-01-18 02:27:48 +00:00
|
|
|
int imx_otp_handler(uint32_t smc_fid, void *handle,
|
|
|
|
|
u_register_t x1, u_register_t x2);
|
2019-01-18 02:35:54 +00:00
|
|
|
int imx_misc_set_temp_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3,
|
|
|
|
|
u_register_t x4);
|
2019-05-08 20:29:21 +01:00
|
|
|
#endif
|
2019-01-18 02:43:59 +00:00
|
|
|
uint64_t imx_buildinfo_handler(uint32_t smc_fid, u_register_t x1,
|
|
|
|
|
u_register_t x2, u_register_t x3,
|
|
|
|
|
u_register_t x4);
|
2019-01-15 02:34:04 +00:00
|
|
|
|
|
|
|
|
#endif /* __IMX_SIP_SVC_H__ */
|
