plat/sgi: define memory regions for multi-chip platforms
For multi-chip platforms, add a macro to define the memory regions on chip numbers >1 and its associated access permissions. These memory regions are marked with non-secure access. Signed-off-by: Aditya Angadi <aditya.angadi@arm.com> Change-Id: If3d6180fd8ea61f45147c39d3140d694abf06617
This commit is contained in:
parent
5dae6bc71c
commit
05b5c4175b
|
@ -226,4 +226,17 @@
|
||||||
/* Number of SCMI channels on the platform */
|
/* Number of SCMI channels on the platform */
|
||||||
#define PLAT_ARM_SCMI_CHANNEL_COUNT CSS_SGI_CHIP_COUNT
|
#define PLAT_ARM_SCMI_CHANNEL_COUNT CSS_SGI_CHIP_COUNT
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Mapping definition of the TrustZone Controller for ARM SGI/RD platforms
|
||||||
|
* where both the DRAM regions are marked for non-secure access. This applies
|
||||||
|
* to multi-chip platforms.
|
||||||
|
*/
|
||||||
|
#define SGI_PLAT_TZC_NS_REMOTE_REGIONS_DEF(n) \
|
||||||
|
{CSS_SGI_REMOTE_CHIP_MEM_OFFSET(n) + ARM_DRAM1_BASE, \
|
||||||
|
CSS_SGI_REMOTE_CHIP_MEM_OFFSET(n) + ARM_DRAM1_END, \
|
||||||
|
ARM_TZC_NS_DRAM_S_ACCESS, PLAT_ARM_TZC_NS_DEV_ACCESS}, \
|
||||||
|
{CSS_SGI_REMOTE_CHIP_MEM_OFFSET(n) + ARM_DRAM2_BASE, \
|
||||||
|
CSS_SGI_REMOTE_CHIP_MEM_OFFSET(n) + ARM_DRAM2_END, \
|
||||||
|
ARM_TZC_NS_DRAM_S_ACCESS, PLAT_ARM_TZC_NS_DEV_ACCESS}
|
||||||
|
|
||||||
#endif /* SGI_BASE_PLATFORM_DEF_H */
|
#endif /* SGI_BASE_PLATFORM_DEF_H */
|
||||||
|
|
Loading…
Reference in New Issue