Neoverse N1 erratum 1262888 is a Cat B erratum [1], present in older revisions of the Neoverse N1 processor core. The workaround is to set a bit in the implementation defined CPUECTLR_EL1 system register, which disables the MMU hardware prefetcher. [1] http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.pjdoc-466751330-10325/index.html Change-Id: Ib733d748e32a7ea6a2783f3d5a9c5e13eee01105 Signed-off-by: Lauren Wehrmeister <lauren.wehrmeister@arm.com> |
||
---|---|---|
.. | ||
auth-framework.rst | ||
cpu-specific-build-macros.rst | ||
firmware-design.rst | ||
index.rst | ||
interrupt-framework-design.rst | ||
psci-pd-tree.rst | ||
reset-design.rst | ||
trusted-board-boot.rst |