.. |
aarch64
|
plat: fix switch statements to comply with MISRA rules
|
2018-03-26 12:43:05 +01:00 |
include
|
zynqmp: Use DDR memory when DEBUG is enabled
|
2018-03-15 10:24:00 -07:00 |
ipi_mailbox_service
|
Add Xilinx ZynqMP IPI mailbox service
|
2018-01-08 16:03:09 -08:00 |
pm_service
|
zynqmp: pm: Minor corrections for MISRA compliance
|
2018-03-15 10:28:29 -07:00 |
tsp
|
Fix order of remaining platform #includes
|
2017-07-14 10:50:41 +01:00 |
bl31_zynqmp_setup.c
|
Fix order of remaining platform #includes
|
2017-07-14 10:50:41 +01:00 |
plat_psci.c
|
Fix order of remaining platform #includes
|
2017-07-14 10:50:41 +01:00 |
plat_startup.c
|
Use SPDX license identifiers
|
2017-05-03 09:39:28 +01:00 |
plat_topology.c
|
Use SPDX license identifiers
|
2017-05-03 09:39:28 +01:00 |
plat_zynqmp.c
|
Use SPDX license identifiers
|
2017-05-03 09:39:28 +01:00 |
platform.mk
|
zynqmp: pm: Add clock control EEMI API and ioctl functions
|
2018-03-15 10:23:41 -07:00 |
sip_svc_setup.c
|
Add Xilinx ZynqMP IPI mailbox service
|
2018-01-08 16:03:09 -08:00 |
zynqmp_def.h
|
zynqmp: pm: Minor corrections for MISRA compliance
|
2018-03-15 10:28:29 -07:00 |
zynqmp_ipi.c
|
Introduce ZynqMP IPI implementation
|
2018-01-08 16:03:09 -08:00 |
zynqmp_ipi.h
|
Introduce ZynqMP IPI implementation
|
2018-01-08 16:03:09 -08:00 |
zynqmp_private.h
|
Use SPDX license identifiers
|
2017-05-03 09:39:28 +01:00 |