Puneet Saxena 34a6610aeb Tegra194: memctrl: set reorder depth limit for PCIE blocks ... HW bug in third party PCIE IP - PCIE datapath hangs when there are more than 28 outstanding requests on data backbone for x1 controller. Suggested SW WAR is to limit reorder_depth_limit to 16 for PCIE 1W/2AW/3W clients. Change-Id: Id5448251c35d2a93f66a8b5835ae4044f5cef067 Signed-off-by: Puneet Saxena <puneets@nvidia.com>		2020-01-23 09:01:25 -08:00
..
common	Tegra: bpmp: fix header file paths	2020-01-23 08:58:17 -08:00
include	Tegra194: memctrl: set reorder depth limit for PCIE blocks	2020-01-23 09:01:25 -08:00
scat	spm: Remove SPM Alpha 1 prototype and support files	2019-12-20 16:03:32 +00:00
soc	Tegra194: memctrl: set reorder depth limit for PCIE blocks	2020-01-23 09:01:25 -08:00
platform.mk	Tegra: dummy support for the io_storage backend	2019-03-01 10:22:54 -08:00