Andre Przywara b75dc0e41c Add workaround for ARM Cortex-A53 erratum 855873 ... ARM erratum 855873 applies to all Cortex-A53 CPUs. The recommended workaround is to promote "data cache clean" instructions to "data cache clean and invalidate" instructions. For core revisions of r0p3 and later this can be done by setting a bit in the CPUACTLR_EL1 register, so that hardware takes care of the promotion. As CPUACTLR_EL1 is both IMPLEMENTATION DEFINED and can be trapped to EL3, we set the bit in firmware. Also we dump this register upon crashing to provide more debug information. Enable the workaround for the Juno boards. Change-Id: I3840114291958a406574ab6c49b01a9d9847fec8 Signed-off-by: Andre Przywara <andre.przywara@arm.com>		2017-03-20 10:57:46 +00:00
..
aem_generic.S	Add provision to extend CPU operations at more levels	2016-12-15 15:41:40 +00:00
cortex_a35.S	Add provision to extend CPU operations at more levels	2016-12-15 15:41:40 +00:00
cortex_a53.S	Add workaround for ARM Cortex-A53 erratum 855873	2017-03-20 10:57:46 +00:00
cortex_a57.S	Apply workaround for errata 813419 of Cortex-A57	2017-03-08 14:40:27 +00:00
cortex_a72.S	Add provision to extend CPU operations at more levels	2016-12-15 15:41:40 +00:00
cortex_a73.S	Add provision to extend CPU operations at more levels	2016-12-15 15:41:40 +00:00
cpu_helpers.S	Add workaround for ARM Cortex-A53 erratum 855873	2017-03-20 10:57:46 +00:00
denver.S	cpus: denver: remove barrier from denver_enable_dco()	2017-02-28 08:50:01 -08:00