Sandrine Bailleux 5dbdf8e4ea Merge "intel: stratix10: Fix reliance on hard coded clock information" into integration		2019-09-05 09:11:31 +00:00
..
agilex	Merge "intel: agilex: Clear PLL lostlock bypass mode" into integration	2019-08-28 13:05:51 +00:00
common	intel: Platform common code refactor	2019-08-07 12:19:11 +00:00
stratix10	intel: stratix10: Fix reliance on hard coded clock information	2019-08-13 18:20:53 +08:00