Tien Hock, Loh 0943ea379f plat/intel: Fix SMPLSEL for MMC ... MMC sample select needs to be set properly so that DWMMC clock can be driven to 50Mhz Signed-off-by: Tien Hock, Loh <tien.hock.loh@intel.com> Change-Id: I4a1dde4f6a1e78a36940c57a7a5b162be0bd443a		2019-07-10 11:39:03 +08:00
..
s10_clock_manager.c	intel: Enable watchdog timer on Intel S10 platform	2019-03-21 10:35:24 +08:00
s10_handoff.c	plat: intel: Add BL2 support for Stratix 10 SoC	2019-02-04 16:17:24 +08:00
s10_mailbox.c	plat: intel: Add BL31 support to Intel Stratix10 SoCFPGA platform	2019-02-26 09:25:14 +08:00
s10_memory_controller.c	plat: intel: Improve ECC scrubbing performance	2019-03-07 11:28:05 +08:00
s10_pinmux.c	plat: intel: Add BL2 support for Stratix 10 SoC	2019-02-04 16:17:24 +08:00
s10_reset_manager.c	plat: intel: Add BL2 support for Stratix 10 SoC	2019-02-04 16:17:24 +08:00
s10_system_manager.c	plat/intel: Fix SMPLSEL for MMC	2019-07-10 11:39:03 +08:00