Upstream fork of ATF with a couple of rk3399 patches to remove HDCP blob and increase BAUD_RATE.
Go to file
Manish Pandey b30646a8f7 plat/arm: use Aff3 bits also to validate mpidr
There are some platforms which uses MPIDR Affinity level 3 for storing
extra affinity information e.g. N1SDP uses it for keeping chip id in a
multichip setup, for such platforms MPIDR validation should not fail.

This patch adds Aff3 bits also as part of mpidr validation mask, for
platforms which does not uses Aff3 will not have any impact as these
bits will be all zeros.

Change-Id: Ia8273972fa7948fdb11708308d0239d2dc4dfa85
Signed-off-by: Manish Pandey <manish.pandey2@arm.com>
2019-10-21 14:09:46 +01:00
bl1 TF-A: Add support for ARMv8.3-PAuth in BL1 SMC calls and BL2U 2019-10-03 14:43:55 +01:00
bl2 Refactor ARMv8.3 Pointer Authentication support code 2019-09-13 14:11:59 +01:00
bl2u TF-A: Add support for ARMv8.3-PAuth in BL1 SMC calls and BL2U 2019-10-03 14:43:55 +01:00
bl31 Neoverse N1 Errata Workaround 1542419 2019-10-04 19:31:24 +03:00
bl32 AArch32: Disable Secure Cycle Counter 2019-09-26 15:36:02 +00:00
common FDT helper functions: Respect architecture in PSCI function IDs 2019-09-25 11:45:35 +01:00
docs Merge "doc: Update Linaro release mentioned on index page" into integration 2019-10-15 12:46:02 +00:00
drivers Correct UART PL011 initialization calculation 2019-10-08 13:58:25 +01:00
fdts fdts: stm32mp1: move FDCAN to PLL4_R 2019-10-03 11:17:40 +02:00
include delay: correct timeout_init_us() 2019-10-08 11:13:06 +02:00
lib Merge "Neoverse N1 Errata Workaround 1542419" into integration 2019-10-07 12:05:26 +00:00
make_helpers Fix the CAS spinlock implementation 2019-10-04 10:19:35 +02:00
plat plat/arm: use Aff3 bits also to validate mpidr 2019-10-21 14:09:46 +01:00
services Merge changes from topic "jc/coverity-fixes" into integration 2019-08-13 11:20:25 +00:00
tools Remove RSA PKCS#1 v1.5 support from cert_tool 2019-09-12 15:27:41 +01:00
.checkpatch.conf Re-apply GIT_COMMIT_ID check for checkpatch 2019-07-12 11:06:24 +01:00
.editorconfig Add python configuration for editorconfig 2019-09-10 09:25:12 +01:00
.gitignore meson: Rename platform directory to amlogic 2019-09-05 10:39:25 +01:00
Makefile Fix the CAS spinlock implementation 2019-10-04 10:19:35 +02:00
dco.txt Drop requirement for CLA in contribution.md 2016-09-27 21:52:03 +01:00
license.rst doc: De-duplicate readme and license files 2019-10-08 16:36:15 +00:00
readme.rst doc: Formatting fixes for readme.rst 2019-10-09 15:37:59 +00:00

readme.rst

<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"> <head> </head>

Trusted Firmware-A

Trusted Firmware-A (TF-A) is a reference implementation of secure world software for Arm A-Profile architectures (Armv8-A and Armv7-A), including an Exception Level 3 (EL3) Secure Monitor. It provides a suitable starting point for productization of secure world boot and runtime firmware, in either the AArch32 or AArch64 execution states.

TF-A implements Arm interface standards, including:

The code is designed to be portable and reusable across hardware platforms and software models that are based on the Armv8-A and Armv7-A architectures.

In collaboration with interested parties, we will continue to enhance TF-A with reference implementations of Arm standards to benefit developers working with Armv7-A and Armv8-A TrustZone technology.

Users are encouraged to do their own security validation, including penetration testing, on any secure world code derived from TF-A.

More Info and Documentation

To find out more about Trusted Firmware-A, please view the full documentation that is available through trustedfirmware.org.


Copyright (c) 2013-2019, Arm Limited and Contributors. All rights reserved.

</html>